blob: 7444bc012bd101377274d374f36f0d3414f801ed [file] [log] [blame]
Yaowu Xuc27fc142016-08-22 16:08:15 -07001/*
Yaowu Xu2ab7ff02016-09-02 12:04:54 -07002 * Copyright (c) 2016, Alliance for Open Media. All rights reserved
Yaowu Xuc27fc142016-08-22 16:08:15 -07003 *
Yaowu Xu2ab7ff02016-09-02 12:04:54 -07004 * This source code is subject to the terms of the BSD 2 Clause License and
5 * the Alliance for Open Media Patent License 1.0. If the BSD 2 Clause License
6 * was not distributed with this source code in the LICENSE file, you can
7 * obtain it at www.aomedia.org/license/software. If the Alliance for Open
8 * Media Patent License 1.0 was not distributed with this source code in the
9 * PATENTS file, you can obtain it at www.aomedia.org/license/patent.
Yaowu Xuc27fc142016-08-22 16:08:15 -070010 */
11
Yaowu Xuf883b422016-08-30 14:01:10 -070012#ifndef AV1_COMMON_BLOCKD_H_
13#define AV1_COMMON_BLOCKD_H_
Yaowu Xuc27fc142016-08-22 16:08:15 -070014
Yaowu Xuf883b422016-08-30 14:01:10 -070015#include "./aom_config.h"
Yaowu Xuc27fc142016-08-22 16:08:15 -070016
Yaowu Xuf883b422016-08-30 14:01:10 -070017#include "aom_dsp/aom_dsp_common.h"
Yaowu Xuc27fc142016-08-22 16:08:15 -070018#include "aom_ports/mem.h"
19#include "aom_scale/yv12config.h"
20
21#include "av1/common/common_data.h"
22#include "av1/common/quant_common.h"
23#include "av1/common/entropy.h"
24#include "av1/common/entropymode.h"
25#include "av1/common/mv.h"
26#include "av1/common/scale.h"
27#include "av1/common/seg_common.h"
28#include "av1/common/tile_common.h"
Yushin Cho77bba8d2016-11-04 16:36:56 -070029#if CONFIG_PVQ
30#include "av1/common/pvq.h"
31#include "av1/common/pvq_state.h"
32#include "av1/decoder/decint.h"
33#endif
Luc Trudeaubaeb3752017-04-24 11:19:25 -040034#if CONFIG_CFL
35#include "av1/common/cfl.h"
36#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -070037#ifdef __cplusplus
38extern "C" {
39#endif
40
Jingning Han69d21012017-05-14 16:51:27 -070041#if (CONFIG_CHROMA_SUB8X8 || CONFIG_CHROMA_2X2)
42#define SUB8X8_COMP_REF 0
43#else
44#define SUB8X8_COMP_REF 1
45#endif
Jingning Hanc41a5492017-02-24 11:18:52 -080046
Yaowu Xuc27fc142016-08-22 16:08:15 -070047#define MAX_MB_PLANE 3
48
David Barkerac37fa32016-12-02 12:30:21 +000049#if CONFIG_EXT_INTER
Sarah Parkerb9f757c2017-01-06 17:12:24 -080050
Debargha Mukherjee1edf9a32017-01-07 18:54:20 -080051#if CONFIG_COMPOUND_SEGMENT
Debargha Mukherjee1edf9a32017-01-07 18:54:20 -080052// Set COMPOUND_SEGMENT_TYPE to one of the three
53// 0: Uniform
54// 1: Difference weighted
55#define COMPOUND_SEGMENT_TYPE 1
Debargha Mukherjee1edf9a32017-01-07 18:54:20 -080056#define MAX_SEG_MASK_BITS 1
Yaowu Xuf35f5272017-05-10 08:00:02 -070057
Sarah Parkerb9f757c2017-01-06 17:12:24 -080058// SEG_MASK_TYPES should not surpass 1 << MAX_SEG_MASK_BITS
59typedef enum {
Yaowu Xuf35f5272017-05-10 08:00:02 -070060#if COMPOUND_SEGMENT_TYPE == 0
Sarah Parkerb9f757c2017-01-06 17:12:24 -080061 UNIFORM_45 = 0,
62 UNIFORM_45_INV,
Debargha Mukherjee1edf9a32017-01-07 18:54:20 -080063#elif COMPOUND_SEGMENT_TYPE == 1
Sarah Parker7bb84f32017-05-09 15:17:46 -070064 DIFFWTD_38 = 0,
65 DIFFWTD_38_INV,
Yaowu Xuf35f5272017-05-10 08:00:02 -070066#endif // COMPOUND_SEGMENT_TYPE
Debargha Mukherjee1edf9a32017-01-07 18:54:20 -080067 SEG_MASK_TYPES,
68} SEG_MASK_TYPE;
69
Sarah Parkerb9f757c2017-01-06 17:12:24 -080070#endif // CONFIG_COMPOUND_SEGMENT
Debargha Mukherjee1edf9a32017-01-07 18:54:20 -080071#endif // CONFIG_EXT_INTER
David Barkerac37fa32016-12-02 12:30:21 +000072
Yaowu Xuc27fc142016-08-22 16:08:15 -070073typedef enum {
74 KEY_FRAME = 0,
75 INTER_FRAME = 1,
76 FRAME_TYPES,
77} FRAME_TYPE;
78
Yaowu Xuc27fc142016-08-22 16:08:15 -070079static INLINE int is_inter_mode(PREDICTION_MODE mode) {
80#if CONFIG_EXT_INTER
81 return mode >= NEARESTMV && mode <= NEW_NEWMV;
82#else
83 return mode >= NEARESTMV && mode <= NEWMV;
84#endif // CONFIG_EXT_INTER
85}
86
Yushin Cho77bba8d2016-11-04 16:36:56 -070087#if CONFIG_PVQ
88typedef struct PVQ_INFO {
89 int theta[PVQ_MAX_PARTITIONS];
Yushin Cho77bba8d2016-11-04 16:36:56 -070090 int qg[PVQ_MAX_PARTITIONS];
91 int k[PVQ_MAX_PARTITIONS];
Yushin Cho48f84db2016-11-07 21:20:17 -080092 od_coeff y[OD_TXSIZE_MAX * OD_TXSIZE_MAX];
Yushin Cho77bba8d2016-11-04 16:36:56 -070093 int nb_bands;
94 int off[PVQ_MAX_PARTITIONS];
95 int size[PVQ_MAX_PARTITIONS];
96 int skip_rest;
97 int skip_dir;
ltrudeaue1c09292017-01-20 15:42:13 -050098 int bs; // log of the block size minus two,
99 // i.e. equivalent to aom's TX_SIZE
100 // Block skip info, indicating whether DC/AC, is coded.
101 PVQ_SKIP_TYPE ac_dc_coded; // bit0: DC coded, bit1 : AC coded (1 means coded)
Yushin Cho77bba8d2016-11-04 16:36:56 -0700102 tran_low_t dq_dc_residue;
103} PVQ_INFO;
104
105typedef struct PVQ_QUEUE {
106 PVQ_INFO *buf; // buffer for pvq info, stored in encoding order
107 int curr_pos; // curr position to write PVQ_INFO
108 int buf_len; // allocated buffer length
109 int last_pos; // last written position of PVQ_INFO in a tile
110} PVQ_QUEUE;
111#endif
112
David Barkerac37fa32016-12-02 12:30:21 +0000113typedef struct {
114 uint8_t *plane[MAX_MB_PLANE];
115 int stride[MAX_MB_PLANE];
116} BUFFER_SET;
117
Yaowu Xuc27fc142016-08-22 16:08:15 -0700118#if CONFIG_EXT_INTER
119static INLINE int is_inter_singleref_mode(PREDICTION_MODE mode) {
Zoe Liu7f24e1b2017-03-17 17:42:05 -0700120 return mode >= NEARESTMV && mode <= NEWMV;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700121}
Zoe Liu85b66462017-04-20 14:28:19 -0700122static INLINE int is_inter_compound_mode(PREDICTION_MODE mode) {
123 return mode >= NEAREST_NEARESTMV && mode <= NEW_NEWMV;
124}
Zoe Liu239f06b2017-04-20 13:10:55 -0700125#if CONFIG_COMPOUND_SINGLEREF
126static INLINE int is_inter_singleref_comp_mode(PREDICTION_MODE mode) {
127 return mode >= SR_NEAREST_NEARMV && mode <= SR_NEW_NEWMV;
128}
Zoe Liu85b66462017-04-20 14:28:19 -0700129static INLINE int is_inter_anyref_comp_mode(PREDICTION_MODE mode) {
130 return is_inter_compound_mode(mode) || is_inter_singleref_comp_mode(mode);
Yaowu Xuc27fc142016-08-22 16:08:15 -0700131}
Zoe Liu85b66462017-04-20 14:28:19 -0700132#endif // CONFIG_COMPOUND_SINGLEREF
Yaowu Xuc27fc142016-08-22 16:08:15 -0700133
134static INLINE PREDICTION_MODE compound_ref0_mode(PREDICTION_MODE mode) {
Urvang Joshi5a9ea002017-05-22 15:25:18 -0700135 static PREDICTION_MODE lut[] = {
Urvang Joshi102245d2016-11-28 13:05:36 -0800136 MB_MODE_COUNT, // DC_PRED
137 MB_MODE_COUNT, // V_PRED
138 MB_MODE_COUNT, // H_PRED
139 MB_MODE_COUNT, // D45_PRED
140 MB_MODE_COUNT, // D135_PRED
141 MB_MODE_COUNT, // D117_PRED
142 MB_MODE_COUNT, // D153_PRED
143 MB_MODE_COUNT, // D207_PRED
144 MB_MODE_COUNT, // D63_PRED
145#if CONFIG_ALT_INTRA
146 MB_MODE_COUNT, // SMOOTH_PRED
Urvang Joshi5a9ea002017-05-22 15:25:18 -0700147#if CONFIG_SMOOTH_HV
148 MB_MODE_COUNT, // SMOOTH_V_PRED
149 MB_MODE_COUNT, // SMOOTH_H_PRED
150#endif // CONFIG_SMOOTH_HV
Urvang Joshi102245d2016-11-28 13:05:36 -0800151#endif // CONFIG_ALT_INTRA
152 MB_MODE_COUNT, // TM_PRED
153 MB_MODE_COUNT, // NEARESTMV
154 MB_MODE_COUNT, // NEARMV
155 MB_MODE_COUNT, // ZEROMV
156 MB_MODE_COUNT, // NEWMV
Zoe Liu239f06b2017-04-20 13:10:55 -0700157#if CONFIG_COMPOUND_SINGLEREF
158 NEARESTMV, // SR_NEAREST_NEARMV
Zoe Liu85b66462017-04-20 14:28:19 -0700159 // NEARESTMV, // SR_NEAREST_NEWMV
Zoe Liu239f06b2017-04-20 13:10:55 -0700160 NEARMV, // SR_NEAR_NEWMV
161 ZEROMV, // SR_ZERO_NEWMV
162 NEWMV, // SR_NEW_NEWMV
163#endif // CONFIG_COMPOUND_SINGLEREF
164 NEARESTMV, // NEAREST_NEARESTMV
Zoe Liu239f06b2017-04-20 13:10:55 -0700165 NEARMV, // NEAR_NEARMV
166 NEARESTMV, // NEAREST_NEWMV
167 NEWMV, // NEW_NEARESTMV
168 NEARMV, // NEAR_NEWMV
169 NEWMV, // NEW_NEARMV
170 ZEROMV, // ZERO_ZEROMV
171 NEWMV, // NEW_NEWMV
Yaowu Xuc27fc142016-08-22 16:08:15 -0700172 };
Urvang Joshi5a9ea002017-05-22 15:25:18 -0700173 assert(NELEMENTS(lut) == MB_MODE_COUNT);
Zoe Liu85b66462017-04-20 14:28:19 -0700174#if CONFIG_COMPOUND_SINGLEREF
175 assert(is_inter_anyref_comp_mode(mode));
176#else // !CONFIG_COMPOUND_SINGLEREF
Yaowu Xuc27fc142016-08-22 16:08:15 -0700177 assert(is_inter_compound_mode(mode));
Zoe Liu85b66462017-04-20 14:28:19 -0700178#endif // CONFIG_COMPOUND_SINGLEREF
Yaowu Xuc27fc142016-08-22 16:08:15 -0700179 return lut[mode];
180}
181
182static INLINE PREDICTION_MODE compound_ref1_mode(PREDICTION_MODE mode) {
Urvang Joshi5a9ea002017-05-22 15:25:18 -0700183 static PREDICTION_MODE lut[] = {
Urvang Joshi102245d2016-11-28 13:05:36 -0800184 MB_MODE_COUNT, // DC_PRED
185 MB_MODE_COUNT, // V_PRED
186 MB_MODE_COUNT, // H_PRED
187 MB_MODE_COUNT, // D45_PRED
188 MB_MODE_COUNT, // D135_PRED
189 MB_MODE_COUNT, // D117_PRED
190 MB_MODE_COUNT, // D153_PRED
191 MB_MODE_COUNT, // D207_PRED
192 MB_MODE_COUNT, // D63_PRED
193#if CONFIG_ALT_INTRA
194 MB_MODE_COUNT, // SMOOTH_PRED
Urvang Joshi5a9ea002017-05-22 15:25:18 -0700195#if CONFIG_SMOOTH_HV
196 MB_MODE_COUNT, // SMOOTH_V_PRED
197 MB_MODE_COUNT, // SMOOTH_H_PRED
198#endif // CONFIG_SMOOTH_HV
Urvang Joshi102245d2016-11-28 13:05:36 -0800199#endif // CONFIG_ALT_INTRA
200 MB_MODE_COUNT, // TM_PRED
201 MB_MODE_COUNT, // NEARESTMV
202 MB_MODE_COUNT, // NEARMV
203 MB_MODE_COUNT, // ZEROMV
204 MB_MODE_COUNT, // NEWMV
Zoe Liu239f06b2017-04-20 13:10:55 -0700205#if CONFIG_COMPOUND_SINGLEREF
Zoe Liu85b66462017-04-20 14:28:19 -0700206 NEARMV, // SR_NEAREST_NEARMV
207 // NEWMV, // SR_NEAREST_NEWMV
Zoe Liu239f06b2017-04-20 13:10:55 -0700208 NEWMV, // SR_NEAR_NEWMV
209 NEWMV, // SR_ZERO_NEWMV
210 NEWMV, // SR_NEW_NEWMV
211#endif // CONFIG_COMPOUND_SINGLEREF
212 NEARESTMV, // NEAREST_NEARESTMV
Zoe Liu239f06b2017-04-20 13:10:55 -0700213 NEARMV, // NEAR_NEARMV
214 NEWMV, // NEAREST_NEWMV
215 NEARESTMV, // NEW_NEARESTMV
216 NEWMV, // NEAR_NEWMV
217 NEARMV, // NEW_NEARMV
218 ZEROMV, // ZERO_ZEROMV
219 NEWMV, // NEW_NEWMV
Yaowu Xuc27fc142016-08-22 16:08:15 -0700220 };
Urvang Joshi5a9ea002017-05-22 15:25:18 -0700221 assert(NELEMENTS(lut) == MB_MODE_COUNT);
Zoe Liu85b66462017-04-20 14:28:19 -0700222#if CONFIG_COMPOUND_SINGLEREF
223 assert(is_inter_anyref_comp_mode(mode));
224#else // !CONFIG_COMPOUND_SINGLEREF
Yaowu Xuc27fc142016-08-22 16:08:15 -0700225 assert(is_inter_compound_mode(mode));
Zoe Liu85b66462017-04-20 14:28:19 -0700226#endif // CONFIG_COMPOUND_SINGLEREF
Yaowu Xuc27fc142016-08-22 16:08:15 -0700227 return lut[mode];
228}
229
David Barker3dfba992017-04-03 16:10:09 +0100230static INLINE int have_nearmv_in_inter_mode(PREDICTION_MODE mode) {
Debargha Mukherjeebb6e1342017-04-17 16:05:04 -0700231 return (mode == NEARMV || mode == NEAR_NEARMV || mode == NEAR_NEWMV ||
Zoe Liu85b66462017-04-20 14:28:19 -0700232#if CONFIG_COMPOUND_SINGLEREF
233 mode == SR_NEAREST_NEARMV || mode == SR_NEAR_NEWMV ||
234#endif // CONFIG_COMPOUND_SINGLEREF
Debargha Mukherjeebb6e1342017-04-17 16:05:04 -0700235 mode == NEW_NEARMV);
David Barker3dfba992017-04-03 16:10:09 +0100236}
237
Yaowu Xuc27fc142016-08-22 16:08:15 -0700238static INLINE int have_newmv_in_inter_mode(PREDICTION_MODE mode) {
Zoe Liu7f24e1b2017-03-17 17:42:05 -0700239 return (mode == NEWMV || mode == NEW_NEWMV || mode == NEAREST_NEWMV ||
Zoe Liu85b66462017-04-20 14:28:19 -0700240#if CONFIG_COMPOUND_SINGLEREF
241 /* mode == SR_NEAREST_NEWMV || */ mode == SR_NEAR_NEWMV ||
242 mode == SR_ZERO_NEWMV || mode == SR_NEW_NEWMV ||
243#endif // CONFIG_COMPOUND_SINGLEREF
Zoe Liu7f24e1b2017-03-17 17:42:05 -0700244 mode == NEW_NEARESTMV || mode == NEAR_NEWMV || mode == NEW_NEARMV);
Yaowu Xuc27fc142016-08-22 16:08:15 -0700245}
Sarah Parker6fdc8532016-11-16 17:47:13 -0800246
Sarah Parker2e604882017-01-17 17:31:25 -0800247static INLINE int use_masked_motion_search(COMPOUND_TYPE type) {
Debargha Mukherjeec5f735f2017-04-26 03:25:28 +0000248#if CONFIG_WEDGE
Sarah Parker2e604882017-01-17 17:31:25 -0800249 return (type == COMPOUND_WEDGE);
Debargha Mukherjeec5f735f2017-04-26 03:25:28 +0000250#else
251 (void)type;
252 return 0;
253#endif
Sarah Parker2e604882017-01-17 17:31:25 -0800254}
255
Sarah Parker6fdc8532016-11-16 17:47:13 -0800256static INLINE int is_masked_compound_type(COMPOUND_TYPE type) {
Debargha Mukherjeec5f735f2017-04-26 03:25:28 +0000257#if CONFIG_COMPOUND_SEGMENT && CONFIG_WEDGE
Sarah Parker569edda2016-12-14 14:57:38 -0800258 return (type == COMPOUND_WEDGE || type == COMPOUND_SEG);
Debargha Mukherjeec5f735f2017-04-26 03:25:28 +0000259#elif !CONFIG_COMPOUND_SEGMENT && CONFIG_WEDGE
Sarah Parker6fdc8532016-11-16 17:47:13 -0800260 return (type == COMPOUND_WEDGE);
Debargha Mukherjeec5f735f2017-04-26 03:25:28 +0000261#elif CONFIG_COMPOUND_SEGMENT && !CONFIG_WEDGE
262 return (type == COMPOUND_SEG);
Sarah Parker569edda2016-12-14 14:57:38 -0800263#endif // CONFIG_COMPOUND_SEGMENT
Debargha Mukherjeec5f735f2017-04-26 03:25:28 +0000264 (void)type;
265 return 0;
Sarah Parker6fdc8532016-11-16 17:47:13 -0800266}
Zoe Liu85b66462017-04-20 14:28:19 -0700267
268#else // !CONFIG_EXT_INTER
Yaowu Xuc27fc142016-08-22 16:08:15 -0700269
David Barker3dfba992017-04-03 16:10:09 +0100270static INLINE int have_nearmv_in_inter_mode(PREDICTION_MODE mode) {
271 return (mode == NEARMV);
272}
273
Yaowu Xuc27fc142016-08-22 16:08:15 -0700274static INLINE int have_newmv_in_inter_mode(PREDICTION_MODE mode) {
275 return (mode == NEWMV);
276}
277#endif // CONFIG_EXT_INTER
278
279/* For keyframes, intra block modes are predicted by the (already decoded)
280 modes for the Y blocks to the left and above us; for interframes, there
281 is a single probability table. */
282
283typedef struct {
284 PREDICTION_MODE as_mode;
285 int_mv as_mv[2]; // first, second inter predictor motion vectors
Yaowu Xuf5bbbfa2016-09-26 09:13:38 -0700286 int_mv pred_mv[2];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700287#if CONFIG_EXT_INTER
288 int_mv ref_mv[2];
289#endif // CONFIG_EXT_INTER
290} b_mode_info;
291
292typedef int8_t MV_REFERENCE_FRAME;
293
Urvang Joshib100db72016-10-12 16:28:56 -0700294#if CONFIG_PALETTE
Yaowu Xuc27fc142016-08-22 16:08:15 -0700295typedef struct {
296 // Number of base colors for Y (0) and UV (1)
297 uint8_t palette_size[2];
hui sufa4ff852017-05-15 12:20:50 -0700298 // Value of base colors for Y, U, and V
Yaowu Xuc27fc142016-08-22 16:08:15 -0700299 uint16_t palette_colors[3 * PALETTE_MAX_SIZE];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700300 // Only used by encoder to store the color index of the top left pixel.
301 // TODO(huisu): move this to encoder
302 uint8_t palette_first_color_idx[2];
303} PALETTE_MODE_INFO;
Urvang Joshib100db72016-10-12 16:28:56 -0700304#endif // CONFIG_PALETTE
Yaowu Xuc27fc142016-08-22 16:08:15 -0700305
hui su5db97432016-10-14 16:10:14 -0700306#if CONFIG_FILTER_INTRA
Yue Chen8d8638a2017-02-21 13:28:16 +0800307#define USE_3TAP_INTRA_FILTER 1 // 0: 4-tap; 1: 3-tap
Yaowu Xuc27fc142016-08-22 16:08:15 -0700308typedef struct {
309 // 1: an ext intra mode is used; 0: otherwise.
hui su5db97432016-10-14 16:10:14 -0700310 uint8_t use_filter_intra_mode[PLANE_TYPES];
311 FILTER_INTRA_MODE filter_intra_mode[PLANE_TYPES];
312} FILTER_INTRA_MODE_INFO;
313#endif // CONFIG_FILTER_INTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -0700314
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800315#if CONFIG_VAR_TX
Angie Chiang7c2b7f22016-11-07 16:00:00 -0800316#if CONFIG_RD_DEBUG
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800317#define TXB_COEFF_COST_MAP_SIZE (2 * MAX_MIB_SIZE)
Angie Chiang7c2b7f22016-11-07 16:00:00 -0800318#endif
319#endif
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800320
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800321typedef struct RD_STATS {
322 int rate;
323 int64_t dist;
Angie Chiang7bbd3b12017-04-26 11:06:09 -0700324 // Please be careful of using rdcost, it's not guaranteed to be set all the
325 // time.
326 // TODO(angiebird): Create a set of functions to manipulate the RD_STATS. In
327 // these functions, make sure rdcost is always up-to-date according to
328 // rate/dist.
Angie Chiang2a2a7dd2017-04-25 16:08:47 -0700329 int64_t rdcost;
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800330 int64_t sse;
Angie Chiang7bbd3b12017-04-26 11:06:09 -0700331 int skip; // sse should equal to dist when skip == 1
Yushin Cho63927c42017-05-23 15:41:05 -0700332#if CONFIG_DAALA_DIST && CONFIG_CB4X4
333 int64_t dist_y;
334#endif
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800335#if CONFIG_RD_DEBUG
336 int txb_coeff_cost[MAX_MB_PLANE];
Angie Chiang3963d632016-11-10 18:41:40 -0800337#if CONFIG_VAR_TX
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800338 int txb_coeff_cost_map[MAX_MB_PLANE][TXB_COEFF_COST_MAP_SIZE]
339 [TXB_COEFF_COST_MAP_SIZE];
Angie Chiang3963d632016-11-10 18:41:40 -0800340#endif // CONFIG_VAR_TX
341#endif // CONFIG_RD_DEBUG
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800342} RD_STATS;
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800343
Sarah Parker6fdc8532016-11-16 17:47:13 -0800344#if CONFIG_EXT_INTER
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000345// This struct is used to group function args that are commonly
346// sent together in functions related to interinter compound modes
Sarah Parker6fdc8532016-11-16 17:47:13 -0800347typedef struct {
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000348#if CONFIG_WEDGE
Sarah Parker6fdc8532016-11-16 17:47:13 -0800349 int wedge_index;
350 int wedge_sign;
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000351#endif // CONFIG_WEDGE
Sarah Parker569edda2016-12-14 14:57:38 -0800352#if CONFIG_COMPOUND_SEGMENT
Sarah Parkerb9f757c2017-01-06 17:12:24 -0800353 SEG_MASK_TYPE mask_type;
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000354 uint8_t *seg_mask;
Sarah Parker569edda2016-12-14 14:57:38 -0800355#endif // CONFIG_COMPOUND_SEGMENT
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000356 COMPOUND_TYPE interinter_compound_type;
Sarah Parker6fdc8532016-11-16 17:47:13 -0800357} INTERINTER_COMPOUND_DATA;
358#endif // CONFIG_EXT_INTER
359
Yaowu Xuc27fc142016-08-22 16:08:15 -0700360// This structure now relates to 8x8 block regions.
Luc Trudeauf5334002017-04-25 12:21:26 -0400361typedef struct MB_MODE_INFO {
Yaowu Xuc27fc142016-08-22 16:08:15 -0700362 // Common for both INTER and INTRA blocks
363 BLOCK_SIZE sb_type;
364 PREDICTION_MODE mode;
365 TX_SIZE tx_size;
366#if CONFIG_VAR_TX
367 // TODO(jingning): This effectively assigned a separate entry for each
368 // 8x8 block. Apparently it takes much more space than needed.
369 TX_SIZE inter_tx_size[MAX_MIB_SIZE][MAX_MIB_SIZE];
Jingning Hane67b38a2016-11-04 10:30:00 -0700370 TX_SIZE min_tx_size;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700371#endif
372 int8_t skip;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700373 int8_t segment_id;
374#if CONFIG_SUPERTX
375 // Minimum of all segment IDs under the current supertx block.
376 int8_t segment_id_supertx;
377#endif // CONFIG_SUPERTX
378 int8_t seg_id_predicted; // valid only when temporal_update is enabled
379
380 // Only for INTRA blocks
381 PREDICTION_MODE uv_mode;
Urvang Joshib100db72016-10-12 16:28:56 -0700382#if CONFIG_PALETTE
Yaowu Xuc27fc142016-08-22 16:08:15 -0700383 PALETTE_MODE_INFO palette_mode_info;
Urvang Joshib100db72016-10-12 16:28:56 -0700384#endif // CONFIG_PALETTE
Alex Converse28744302017-04-13 14:46:22 -0700385#if CONFIG_INTRABC
386 uint8_t use_intrabc;
387#endif // CONFIG_INTRABC
Yaowu Xuc27fc142016-08-22 16:08:15 -0700388
389// Only for INTER blocks
390#if CONFIG_DUAL_FILTER
James Zern7b9407a2016-05-18 23:48:05 -0700391 InterpFilter interp_filter[4];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700392#else
James Zern7b9407a2016-05-18 23:48:05 -0700393 InterpFilter interp_filter;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700394#endif
395 MV_REFERENCE_FRAME ref_frame[2];
396 TX_TYPE tx_type;
Angie Chiangcd9b03f2017-04-16 13:37:13 -0700397#if CONFIG_TXK_SEL
Angie Chiang808d8592017-04-06 18:36:55 -0700398 TX_TYPE txk_type[MAX_SB_SQUARE / (TX_SIZE_W_MIN * TX_SIZE_H_MIN)];
399#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700400
hui su5db97432016-10-14 16:10:14 -0700401#if CONFIG_FILTER_INTRA
402 FILTER_INTRA_MODE_INFO filter_intra_mode_info;
403#endif // CONFIG_FILTER_INTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -0700404#if CONFIG_EXT_INTRA
hui sueda3d762016-12-06 16:58:23 -0800405 // The actual prediction angle is the base angle + (angle_delta * step).
Yaowu Xuc27fc142016-08-22 16:08:15 -0700406 int8_t angle_delta[2];
hui sueda3d762016-12-06 16:58:23 -0800407#if CONFIG_INTRA_INTERP
Yaowu Xuc27fc142016-08-22 16:08:15 -0700408 // To-Do (huisu): this may be replaced by interp_filter
409 INTRA_FILTER intra_filter;
hui sueda3d762016-12-06 16:58:23 -0800410#endif // CONFIG_INTRA_INTERP
Yaowu Xuc27fc142016-08-22 16:08:15 -0700411#endif // CONFIG_EXT_INTRA
412
413#if CONFIG_EXT_INTER
Yue Chen4d26acb2017-05-01 12:28:34 -0700414#if CONFIG_INTERINTRA
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000415 // interintra members
Yaowu Xuc27fc142016-08-22 16:08:15 -0700416 INTERINTRA_MODE interintra_mode;
Yue Chen4d26acb2017-05-01 12:28:34 -0700417#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700418 // TODO(debargha): Consolidate these flags
419 int use_wedge_interintra;
420 int interintra_wedge_index;
421 int interintra_wedge_sign;
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000422 // interinter members
423 COMPOUND_TYPE interinter_compound_type;
424#if CONFIG_WEDGE
425 int wedge_index;
426 int wedge_sign;
427#endif // CONFIG_WEDGE
428#if CONFIG_COMPOUND_SEGMENT
429 SEG_MASK_TYPE mask_type;
430#endif // CONFIG_COMPOUND_SEGMENT
Yaowu Xuc27fc142016-08-22 16:08:15 -0700431#endif // CONFIG_EXT_INTER
Yue Chencb60b182016-10-13 15:18:22 -0700432 MOTION_MODE motion_mode;
Yue Chen5329a2b2017-02-28 17:33:00 +0800433#if CONFIG_MOTION_VAR
434 int overlappable_neighbors[2];
Wei-Ting Lin85a8f702017-06-22 13:55:15 -0700435#if CONFIG_NCOBMC_ADAPT_WEIGHT
436 // Applying different weighting kernels in ncobmc
437 // In current implementation, interpolation modes only defined for squared
438 // blocks. A rectangular block is divided into two squared blocks and each
439 // squared block has an interpolation mode.
440 NCOBMC_MODE ncobmc_mode[2];
441#endif
Yue Chen5329a2b2017-02-28 17:33:00 +0800442#endif // CONFIG_MOTION_VAR
Yaowu Xuc27fc142016-08-22 16:08:15 -0700443 int_mv mv[2];
444 int_mv pred_mv[2];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700445 uint8_t ref_mv_idx;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700446#if CONFIG_EXT_PARTITION_TYPES
447 PARTITION_TYPE partition;
448#endif
449#if CONFIG_NEW_QUANT
450 int dq_off_index;
451 int send_dq_bit;
452#endif // CONFIG_NEW_QUANT
453 /* deringing gain *per-superblock* */
Jean-Marc Valin5f5c1322017-03-21 16:20:21 -0400454 int8_t cdef_strength;
Arild Fuldseth07441162016-08-15 15:07:52 +0200455#if CONFIG_DELTA_Q
456 int current_q_index;
Fangwen Fu231fe422017-04-24 17:52:29 -0700457#if CONFIG_EXT_DELTA_Q
458 int current_delta_lf_from_base;
459#endif
Arild Fuldseth07441162016-08-15 15:07:52 +0200460#endif
Angie Chiangd4022822016-11-02 18:30:25 -0700461#if CONFIG_RD_DEBUG
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800462 RD_STATS rd_stats;
Angie Chiangd4022822016-11-02 18:30:25 -0700463 int mi_row;
464 int mi_col;
465#endif
Yue Chen69f18e12016-09-08 14:48:15 -0700466#if CONFIG_WARPED_MOTION
467 int num_proj_ref[2];
468 WarpedMotionParams wm_params[2];
469#endif // CONFIG_WARPED_MOTION
Ryan Lei9b02b0e2017-01-30 15:52:20 -0800470
Luc Trudeauf5334002017-04-25 12:21:26 -0400471#if CONFIG_CFL
472 // Index of the alpha Cb and alpha Cr combination
Luc Trudeaua9bd85f2017-05-11 14:37:56 -0400473 int cfl_alpha_idx;
Luc Trudeauf5334002017-04-25 12:21:26 -0400474 // Signs of alpha Cb and alpha Cr
475 CFL_SIGN_TYPE cfl_alpha_signs[CFL_PRED_PLANES];
476#endif
477
Ryan Lei9b02b0e2017-01-30 15:52:20 -0800478 BOUNDARY_TYPE boundary_info;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700479} MB_MODE_INFO;
480
481typedef struct MODE_INFO {
482 MB_MODE_INFO mbmi;
483 b_mode_info bmi[4];
484} MODE_INFO;
485
Alex Converse28744302017-04-13 14:46:22 -0700486#if CONFIG_INTRABC
487static INLINE int is_intrabc_block(const MB_MODE_INFO *mbmi) {
488 return mbmi->use_intrabc;
489}
490#endif
491
Yaowu Xuc27fc142016-08-22 16:08:15 -0700492static INLINE PREDICTION_MODE get_y_mode(const MODE_INFO *mi, int block) {
Jingning Hand7d20472016-12-14 11:13:48 -0800493#if CONFIG_CB4X4
494 (void)block;
495 return mi->mbmi.mode;
496#else
Yaowu Xuc27fc142016-08-22 16:08:15 -0700497 return mi->mbmi.sb_type < BLOCK_8X8 ? mi->bmi[block].as_mode : mi->mbmi.mode;
Jingning Hand7d20472016-12-14 11:13:48 -0800498#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700499}
500
501static INLINE int is_inter_block(const MB_MODE_INFO *mbmi) {
Alex Converse28744302017-04-13 14:46:22 -0700502#if CONFIG_INTRABC
503 if (is_intrabc_block(mbmi)) return 1;
504#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700505 return mbmi->ref_frame[0] > INTRA_FRAME;
506}
507
508static INLINE int has_second_ref(const MB_MODE_INFO *mbmi) {
509 return mbmi->ref_frame[1] > INTRA_FRAME;
510}
511
Zoe Liuc082bbc2017-05-17 13:31:37 -0700512#if CONFIG_EXT_COMP_REFS
513static INLINE int has_uni_comp_refs(const MB_MODE_INFO *mbmi) {
514 return has_second_ref(mbmi) && (!((mbmi->ref_frame[0] >= BWDREF_FRAME) ^
515 (mbmi->ref_frame[1] >= BWDREF_FRAME)));
516}
517
518static INLINE MV_REFERENCE_FRAME comp_ref0(int ref_idx) {
519 static const MV_REFERENCE_FRAME lut[] = {
520 LAST_FRAME, // LAST_LAST2_FRAMES,
521 LAST_FRAME, // LAST_GOLDEN_FRAMES,
522 BWDREF_FRAME, // BWDREF_ALTREF_FRAMES,
523 };
524 assert(NELEMENTS(lut) == UNIDIR_COMP_REFS);
525 return lut[ref_idx];
526}
527
528static INLINE MV_REFERENCE_FRAME comp_ref1(int ref_idx) {
529 static const MV_REFERENCE_FRAME lut[] = {
530 LAST2_FRAME, // LAST_LAST2_FRAMES,
531 GOLDEN_FRAME, // LAST_GOLDEN_FRAMES,
532 ALTREF_FRAME, // BWDREF_ALTREF_FRAMES,
533 };
534 assert(NELEMENTS(lut) == UNIDIR_COMP_REFS);
535 return lut[ref_idx];
536}
537#endif // CONFIG_EXT_COMP_REFS
538
Yaowu Xuf883b422016-08-30 14:01:10 -0700539PREDICTION_MODE av1_left_block_mode(const MODE_INFO *cur_mi,
540 const MODE_INFO *left_mi, int b);
Yaowu Xuc27fc142016-08-22 16:08:15 -0700541
Yaowu Xuf883b422016-08-30 14:01:10 -0700542PREDICTION_MODE av1_above_block_mode(const MODE_INFO *cur_mi,
543 const MODE_INFO *above_mi, int b);
Yaowu Xuc27fc142016-08-22 16:08:15 -0700544
Sarah Parker19234cc2017-03-10 16:43:25 -0800545#if CONFIG_GLOBAL_MOTION
546static INLINE int is_global_mv_block(const MODE_INFO *mi, int block,
547 TransformationType type) {
548 PREDICTION_MODE mode = get_y_mode(mi, block);
549#if GLOBAL_SUB8X8_USED
550 const int block_size_allowed = 1;
551#else
552 const BLOCK_SIZE bsize = mi->mbmi.sb_type;
553 const int block_size_allowed = (bsize >= BLOCK_8X8);
554#endif // GLOBAL_SUB8X8_USED
555#if CONFIG_EXT_INTER
556 return (mode == ZEROMV || mode == ZERO_ZEROMV) && type > TRANSLATION &&
557 block_size_allowed;
558#else
559 return mode == ZEROMV && type > TRANSLATION && block_size_allowed;
560#endif // CONFIG_EXT_INTER
561}
562#endif // CONFIG_GLOBAL_MOTION
563
Yaowu Xuc27fc142016-08-22 16:08:15 -0700564enum mv_precision { MV_PRECISION_Q3, MV_PRECISION_Q4 };
565
566struct buf_2d {
567 uint8_t *buf;
568 uint8_t *buf0;
569 int width;
570 int height;
571 int stride;
572};
573
574typedef struct macroblockd_plane {
575 tran_low_t *dqcoeff;
576 PLANE_TYPE plane_type;
577 int subsampling_x;
578 int subsampling_y;
579 struct buf_2d dst;
580 struct buf_2d pre[2];
581 ENTROPY_CONTEXT *above_context;
582 ENTROPY_CONTEXT *left_context;
583 int16_t seg_dequant[MAX_SEGMENTS][2];
584#if CONFIG_NEW_QUANT
clang-format67948d32016-09-07 22:40:40 -0700585 dequant_val_type_nuq seg_dequant_nuq[MAX_SEGMENTS][QUANT_PROFILES]
586 [COEF_BANDS];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700587#endif
Urvang Joshib100db72016-10-12 16:28:56 -0700588#if CONFIG_PALETTE
Yaowu Xuc27fc142016-08-22 16:08:15 -0700589 uint8_t *color_index_map;
Urvang Joshib100db72016-10-12 16:28:56 -0700590#endif // CONFIG_PALETTE
Yaowu Xuc27fc142016-08-22 16:08:15 -0700591
592 // number of 4x4s in current block
593 uint16_t n4_w, n4_h;
594 // log2 of n4_w, n4_h
595 uint8_t n4_wl, n4_hl;
Jingning Hanc47fe6c2016-10-21 16:40:47 -0700596 // block size in pixels
597 uint8_t width, height;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700598
599#if CONFIG_AOM_QM
Thomas Davies6675adf2017-05-04 17:39:21 +0100600 const qm_val_t *seg_iqmatrix[MAX_SEGMENTS][2][TX_SIZES_ALL];
601 const qm_val_t *seg_qmatrix[MAX_SEGMENTS][2][TX_SIZES_ALL];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700602#endif
603 // encoder
604 const int16_t *dequant;
605#if CONFIG_NEW_QUANT
606 const dequant_val_type_nuq *dequant_val_nuq[QUANT_PROFILES];
607#endif // CONFIG_NEW_QUANT
Yushin Cho77bba8d2016-11-04 16:36:56 -0700608
Yushin Cho7a428ba2017-01-12 16:28:49 -0800609#if CONFIG_PVQ || CONFIG_DAALA_DIST
Yushin Cho77bba8d2016-11-04 16:36:56 -0700610 DECLARE_ALIGNED(16, int16_t, pred[MAX_SB_SQUARE]);
611 // PVQ: forward transformed predicted image, a reference for PVQ.
612 tran_low_t *pvq_ref_coeff;
613#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700614} MACROBLOCKD_PLANE;
615
Jingning Han3468df12016-12-05 17:53:16 -0800616#define BLOCK_OFFSET(x, i) \
617 ((x) + (i) * (1 << (tx_size_wide_log2[0] + tx_size_high_log2[0])))
Yaowu Xuc27fc142016-08-22 16:08:15 -0700618
619typedef struct RefBuffer {
Yaowu Xuc27fc142016-08-22 16:08:15 -0700620 int idx;
621 YV12_BUFFER_CONFIG *buf;
622 struct scale_factors sf;
Zoe Liu7b1ec7a2017-05-24 22:28:24 -0700623#if CONFIG_VAR_REFS
624 // TODO(zoeliu): To evaluate whether "is_valid" is needed or the use of it can
625 // be simply replaced by checking the "idx".
626 int is_valid;
627#endif // CONFIG_VAR_REFS
Yaowu Xuc27fc142016-08-22 16:08:15 -0700628} RefBuffer;
629
Yi Luo2ab63cb2017-05-11 16:44:22 -0700630#if CONFIG_ADAPT_SCAN
631typedef int16_t EobThresholdMD[TX_TYPES][EOB_THRESHOLD_NUM];
632#endif
Luc Trudeauf8164152017-04-11 16:20:51 -0400633
Yaowu Xuc27fc142016-08-22 16:08:15 -0700634typedef struct macroblockd {
635 struct macroblockd_plane plane[MAX_MB_PLANE];
636 uint8_t bmode_blocks_wl;
637 uint8_t bmode_blocks_hl;
638
639 FRAME_COUNTS *counts;
640 TileInfo tile;
641
642 int mi_stride;
643
644 MODE_INFO **mi;
645 MODE_INFO *left_mi;
646 MODE_INFO *above_mi;
647 MB_MODE_INFO *left_mbmi;
648 MB_MODE_INFO *above_mbmi;
649
650 int up_available;
651 int left_available;
Jingning Han3da18d62017-05-02 12:43:58 -0700652#if CONFIG_CHROMA_SUB8X8
653 int chroma_up_available;
654 int chroma_left_available;
655#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700656
Yaowu Xuf883b422016-08-30 14:01:10 -0700657 const aom_prob (*partition_probs)[PARTITION_TYPES - 1];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700658
659 /* Distance of MB away from frame edges */
660 int mb_to_left_edge;
661 int mb_to_right_edge;
662 int mb_to_top_edge;
663 int mb_to_bottom_edge;
664
665 FRAME_CONTEXT *fc;
666
667 /* pointers to reference frames */
Urvang Joshi52648442016-10-13 17:27:51 -0700668 const RefBuffer *block_refs[2];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700669
670 /* pointer to current frame */
671 const YV12_BUFFER_CONFIG *cur_buf;
672
Alex Conversee816b312017-05-01 09:51:24 -0700673#if CONFIG_INTRABC
674 /* Scale of the current frame with respect to itself */
675 struct scale_factors sf_identity;
676#endif
677
Yaowu Xuc27fc142016-08-22 16:08:15 -0700678 ENTROPY_CONTEXT *above_context[MAX_MB_PLANE];
679 ENTROPY_CONTEXT left_context[MAX_MB_PLANE][2 * MAX_MIB_SIZE];
680
681 PARTITION_CONTEXT *above_seg_context;
682 PARTITION_CONTEXT left_seg_context[MAX_MIB_SIZE];
683
684#if CONFIG_VAR_TX
685 TXFM_CONTEXT *above_txfm_context;
686 TXFM_CONTEXT *left_txfm_context;
Jingning Han331662e2017-05-30 17:03:32 -0700687 TXFM_CONTEXT left_txfm_context_buffer[2 * MAX_MIB_SIZE];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700688
689 TX_SIZE max_tx_size;
690#if CONFIG_SUPERTX
691 TX_SIZE supertx_size;
692#endif
693#endif
694
Jingning Hanff6ee6a2016-12-07 09:55:21 -0800695 // block dimension in the unit of mode_info.
Yaowu Xuc27fc142016-08-22 16:08:15 -0700696 uint8_t n8_w, n8_h;
697
Yaowu Xuc27fc142016-08-22 16:08:15 -0700698 uint8_t ref_mv_count[MODE_CTX_REF_FRAMES];
699 CANDIDATE_MV ref_mv_stack[MODE_CTX_REF_FRAMES][MAX_REF_MV_STACK_SIZE];
700 uint8_t is_sec_rect;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700701
Yushin Cho77bba8d2016-11-04 16:36:56 -0700702#if CONFIG_PVQ
703 daala_dec_ctx daala_dec;
704#endif
Thomas Daviesf77d4ad2017-01-10 18:55:42 +0000705 FRAME_CONTEXT *tile_ctx;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700706 /* Bit depth: 8, 10, 12 */
707 int bd;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700708
Debargha Mukherjee3c42c092016-09-29 09:17:36 -0700709 int qindex[MAX_SEGMENTS];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700710 int lossless[MAX_SEGMENTS];
711 int corrupted;
712
Yaowu Xuf883b422016-08-30 14:01:10 -0700713 struct aom_internal_error_info *error_info;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700714#if CONFIG_GLOBAL_MOTION
David Barkercf3d0b02016-11-10 10:14:49 +0000715 WarpedMotionParams *global_motion;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700716#endif // CONFIG_GLOBAL_MOTION
Arild Fuldseth07441162016-08-15 15:07:52 +0200717#if CONFIG_DELTA_Q
718 int prev_qindex;
719 int delta_qindex;
720 int current_qindex;
Fangwen Fu231fe422017-04-24 17:52:29 -0700721#if CONFIG_EXT_DELTA_Q
722 // Since actual frame level loop filtering level value is not available
723 // at the beginning of the tile (only available during actual filtering)
724 // at encoder side.we record the delta_lf (against the frame level loop
725 // filtering level) and code the delta between previous superblock's delta
726 // lf and current delta lf. It is equivalent to the delta between previous
727 // superblock's actual lf and current lf.
728 int prev_delta_lf_from_base;
729 int current_delta_lf_from_base;
730#endif
Arild Fuldseth07441162016-08-15 15:07:52 +0200731#endif
Yi Luof8e87b42017-04-14 17:20:27 -0700732#if CONFIG_ADAPT_SCAN
733 const EobThresholdMD *eob_threshold_md;
734#endif
Luc Trudeauf8164152017-04-11 16:20:51 -0400735
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000736#if CONFIG_EXT_INTER && CONFIG_COMPOUND_SEGMENT
737 DECLARE_ALIGNED(16, uint8_t, seg_mask[2 * MAX_SB_SQUARE]);
738#endif // CONFIG_EXT_INTER && CONFIG_COMPOUND_SEGMENT
739
Luc Trudeauf8164152017-04-11 16:20:51 -0400740#if CONFIG_CFL
741 CFL_CTX *cfl;
742#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700743} MACROBLOCKD;
744
Yi Luo51281092017-06-26 16:36:15 -0700745static INLINE int get_bitdepth_data_path_index(const MACROBLOCKD *xd) {
746 return xd->cur_buf->flags & YV12_FLAG_HIGHBITDEPTH ? 1 : 0;
747}
748
Yaowu Xuc27fc142016-08-22 16:08:15 -0700749static INLINE BLOCK_SIZE get_subsize(BLOCK_SIZE bsize,
750 PARTITION_TYPE partition) {
751 if (partition == PARTITION_INVALID)
Urvang Joshicb586f32016-09-20 11:36:33 -0700752 return BLOCK_INVALID;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700753 else
754 return subsize_lookup[partition][bsize];
755}
756
757static const TX_TYPE intra_mode_to_tx_type_context[INTRA_MODES] = {
758 DCT_DCT, // DC
759 ADST_DCT, // V
760 DCT_ADST, // H
761 DCT_DCT, // D45
762 ADST_ADST, // D135
763 ADST_DCT, // D117
764 DCT_ADST, // D153
765 DCT_ADST, // D207
766 ADST_DCT, // D63
Urvang Joshi6be4a542016-11-03 15:24:05 -0700767#if CONFIG_ALT_INTRA
768 ADST_ADST, // SMOOTH
Urvang Joshie6ca8e82017-03-15 14:57:41 -0700769#if CONFIG_SMOOTH_HV
770 ADST_DCT, // SMOOTH_V
771 DCT_ADST, // SMOOTH_H
772#endif // CONFIG_SMOOTH_HV
Urvang Joshi6be4a542016-11-03 15:24:05 -0700773#endif // CONFIG_ALT_INTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -0700774 ADST_ADST, // TM
775};
776
777#if CONFIG_SUPERTX
778static INLINE int supertx_enabled(const MB_MODE_INFO *mbmi) {
Jingning Han93531242016-12-20 11:54:36 -0800779 TX_SIZE max_tx_size = txsize_sqr_map[mbmi->tx_size];
780 return tx_size_wide[max_tx_size] >
781 AOMMIN(block_size_wide[mbmi->sb_type], block_size_high[mbmi->sb_type]);
Yaowu Xuc27fc142016-08-22 16:08:15 -0700782}
783#endif // CONFIG_SUPERTX
784
Jingning Hanb83e64b2017-03-01 14:52:04 -0800785#define USE_TXTYPE_SEARCH_FOR_SUB8X8_IN_CB4X4 1
Debargha Mukherjee5a488a62016-11-22 22:24:10 -0800786
Sarah Parker076437f2017-03-14 17:39:53 -0700787#if CONFIG_RECT_TX
Sarah Parker076437f2017-03-14 17:39:53 -0700788static INLINE int is_rect_tx(TX_SIZE tx_size) { return tx_size >= TX_SIZES; }
789#endif // CONFIG_RECT_TX
790
Jingning Hanb83e64b2017-03-01 14:52:04 -0800791#if CONFIG_EXT_TX
Yaowu Xuc27fc142016-08-22 16:08:15 -0700792#define ALLOW_INTRA_EXT_TX 1
Yaowu Xuc27fc142016-08-22 16:08:15 -0700793
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800794typedef enum {
795 // DCT only
796 EXT_TX_SET_DCTONLY = 0,
797 // DCT + Identity only
798 EXT_TX_SET_DCT_IDTX = 1,
799 // Discrete Trig transforms w/o flip (4) + Identity (1)
800 EXT_TX_SET_DTT4_IDTX = 2,
801 // Discrete Trig transforms w/o flip (4) + Identity (1) + 1D Hor/vert DCT (2)
802 EXT_TX_SET_DTT4_IDTX_1DDCT = 3,
803 // Discrete Trig transforms w/ flip (9) + Identity (1) + 1D Hor/Ver DCT (2)
804 EXT_TX_SET_DTT9_IDTX_1DDCT = 4,
805 // Discrete Trig transforms w/ flip (9) + Identity (1) + 1D Hor/Ver (6)
806 EXT_TX_SET_ALL16 = 5,
807 EXT_TX_SET_TYPES
808} TxSetType;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700809
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800810// Number of transform types in each set type
811static const int num_ext_tx_set[EXT_TX_SET_TYPES] = { 1, 2, 5, 7, 12, 16 };
812
813// Maps intra set index to the set type
814static const int ext_tx_set_type_intra[EXT_TX_SETS_INTRA] = {
815 EXT_TX_SET_DCTONLY, EXT_TX_SET_DTT4_IDTX_1DDCT, EXT_TX_SET_DTT4_IDTX
816};
817
818// Maps inter set index to the set type
819static const int ext_tx_set_type_inter[EXT_TX_SETS_INTER] = {
820 EXT_TX_SET_DCTONLY, EXT_TX_SET_ALL16, EXT_TX_SET_DTT9_IDTX_1DDCT,
821 EXT_TX_SET_DCT_IDTX
822};
823
824// Maps set types above to the indices used for intra
825static const int ext_tx_set_index_intra[EXT_TX_SET_TYPES] = { 0, -1, 2,
826 1, -1, -1 };
827
828// Maps set types above to the indices used for inter
829static const int ext_tx_set_index_inter[EXT_TX_SET_TYPES] = {
830 0, 3, -1, -1, 2, 1
831};
832
833static INLINE TxSetType get_ext_tx_set_type(TX_SIZE tx_size, BLOCK_SIZE bs,
Sarah Parker5effe3f2017-02-23 12:49:10 -0800834 int is_inter, int use_reduced_set) {
Yue Chen56e226e2017-05-02 16:21:40 -0700835 const TX_SIZE tx_size_sqr_up = txsize_sqr_up_map[tx_size];
836 const TX_SIZE tx_size_sqr = txsize_sqr_map[tx_size];
Debargha Mukherjee094c9432017-02-22 10:31:25 -0800837#if CONFIG_CB4X4 && USE_TXTYPE_SEARCH_FOR_SUB8X8_IN_CB4X4
Jingning Han1a00cff2016-12-28 14:53:14 -0800838 (void)bs;
Yue Chen56e226e2017-05-02 16:21:40 -0700839 if (tx_size_sqr > TX_32X32) return EXT_TX_SET_DCTONLY;
Jingning Han1a00cff2016-12-28 14:53:14 -0800840#else
Yue Chen56e226e2017-05-02 16:21:40 -0700841 if (tx_size_sqr > TX_32X32 || bs < BLOCK_8X8) return EXT_TX_SET_DCTONLY;
Jingning Han1a00cff2016-12-28 14:53:14 -0800842#endif
Sarah Parker5effe3f2017-02-23 12:49:10 -0800843 if (use_reduced_set)
844 return is_inter ? EXT_TX_SET_DCT_IDTX : EXT_TX_SET_DTT4_IDTX;
Yue Chen56e226e2017-05-02 16:21:40 -0700845 if (tx_size_sqr_up == TX_32X32)
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800846 return is_inter ? EXT_TX_SET_DCT_IDTX : EXT_TX_SET_DCTONLY;
847 if (is_inter)
Yue Chen56e226e2017-05-02 16:21:40 -0700848 return (tx_size_sqr == TX_16X16 ? EXT_TX_SET_DTT9_IDTX_1DDCT
849 : EXT_TX_SET_ALL16);
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800850 else
Yue Chen56e226e2017-05-02 16:21:40 -0700851 return (tx_size_sqr == TX_16X16 ? EXT_TX_SET_DTT4_IDTX
852 : EXT_TX_SET_DTT4_IDTX_1DDCT);
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800853}
854
855static INLINE int get_ext_tx_set(TX_SIZE tx_size, BLOCK_SIZE bs, int is_inter,
Sarah Parker5effe3f2017-02-23 12:49:10 -0800856 int use_reduced_set) {
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800857 const TxSetType set_type =
Sarah Parker5effe3f2017-02-23 12:49:10 -0800858 get_ext_tx_set_type(tx_size, bs, is_inter, use_reduced_set);
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800859 return is_inter ? ext_tx_set_index_inter[set_type]
860 : ext_tx_set_index_intra[set_type];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700861}
862
clang-format55ce9e02017-02-15 22:27:12 -0800863static const int use_intra_ext_tx_for_txsize[EXT_TX_SETS_INTRA][EXT_TX_SIZES] =
864 {
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -0700865#if CONFIG_CHROMA_2X2
clang-format55ce9e02017-02-15 22:27:12 -0800866 { 1, 1, 1, 1, 1 }, // unused
867 { 0, 1, 1, 0, 0 },
868 { 0, 0, 0, 1, 0 },
Jingning Han1a00cff2016-12-28 14:53:14 -0800869#else
clang-format55ce9e02017-02-15 22:27:12 -0800870 { 1, 1, 1, 1 }, // unused
871 { 1, 1, 0, 0 },
872 { 0, 0, 1, 0 },
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -0700873#endif // CONFIG_CHROMA_2X2
clang-format55ce9e02017-02-15 22:27:12 -0800874 };
Yaowu Xuc27fc142016-08-22 16:08:15 -0700875
clang-format55ce9e02017-02-15 22:27:12 -0800876static const int use_inter_ext_tx_for_txsize[EXT_TX_SETS_INTER][EXT_TX_SIZES] =
877 {
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -0700878#if CONFIG_CHROMA_2X2
clang-format55ce9e02017-02-15 22:27:12 -0800879 { 1, 1, 1, 1, 1 }, // unused
880 { 0, 1, 1, 0, 0 },
881 { 0, 0, 0, 1, 0 },
882 { 0, 0, 0, 0, 1 },
Jingning Han1a00cff2016-12-28 14:53:14 -0800883#else
clang-format55ce9e02017-02-15 22:27:12 -0800884 { 1, 1, 1, 1 }, // unused
885 { 1, 1, 0, 0 },
886 { 0, 0, 1, 0 },
887 { 0, 0, 0, 1 },
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -0700888#endif // CONFIG_CHROMA_2X2
clang-format55ce9e02017-02-15 22:27:12 -0800889 };
Yaowu Xuc27fc142016-08-22 16:08:15 -0700890
891// Transform types used in each intra set
892static const int ext_tx_used_intra[EXT_TX_SETS_INTRA][TX_TYPES] = {
893 { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
894 { 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0 },
895 { 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0 },
896};
897
Thomas Daviesb1bedf52017-03-17 14:03:28 +0000898// Numbers of transform types used in each intra set
899static const int ext_tx_cnt_intra[EXT_TX_SETS_INTRA] = { 1, 7, 5 };
900
Yaowu Xuc27fc142016-08-22 16:08:15 -0700901// Transform types used in each inter set
902static const int ext_tx_used_inter[EXT_TX_SETS_INTER][TX_TYPES] = {
903 { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
904 { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 },
905 { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0 },
906 { 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0 },
907};
908
Thomas Daviesb1bedf52017-03-17 14:03:28 +0000909// Numbers of transform types used in each inter set
910static const int ext_tx_cnt_inter[EXT_TX_SETS_INTER] = { 1, 16, 12, 2 };
911
Yaowu Xuc27fc142016-08-22 16:08:15 -0700912// 1D Transforms used in inter set, this needs to be changed if
913// ext_tx_used_inter is changed
914static const int ext_tx_used_inter_1D[EXT_TX_SETS_INTER][TX_TYPES_1D] = {
915 { 1, 0, 0, 0 }, { 1, 1, 1, 1 }, { 1, 1, 1, 1 }, { 1, 0, 0, 1 },
916};
917
Sarah Parkere68a3e42017-02-16 14:03:24 -0800918static INLINE int get_ext_tx_types(TX_SIZE tx_size, BLOCK_SIZE bs, int is_inter,
Sarah Parker5effe3f2017-02-23 12:49:10 -0800919 int use_reduced_set) {
920 const int set_type =
921 get_ext_tx_set_type(tx_size, bs, is_inter, use_reduced_set);
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800922 return num_ext_tx_set[set_type];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700923}
924
925#if CONFIG_RECT_TX
926static INLINE int is_rect_tx_allowed_bsize(BLOCK_SIZE bsize) {
927 static const char LUT[BLOCK_SIZES] = {
Timothy B. Terriberry81ec2612017-04-26 16:53:47 -0700928#if CONFIG_CHROMA_2X2 || CONFIG_CHROMA_SUB8X8
Jingning Hanf4e097b2017-01-20 09:23:58 -0800929 0, // BLOCK_2X2
930 0, // BLOCK_2X4
931 0, // BLOCK_4X2
932#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700933 0, // BLOCK_4X4
934 1, // BLOCK_4X8
935 1, // BLOCK_8X4
936 0, // BLOCK_8X8
937 1, // BLOCK_8X16
938 1, // BLOCK_16X8
939 0, // BLOCK_16X16
940 1, // BLOCK_16X32
941 1, // BLOCK_32X16
942 0, // BLOCK_32X32
943 0, // BLOCK_32X64
944 0, // BLOCK_64X32
945 0, // BLOCK_64X64
946#if CONFIG_EXT_PARTITION
947 0, // BLOCK_64X128
948 0, // BLOCK_128X64
949 0, // BLOCK_128X128
950#endif // CONFIG_EXT_PARTITION
951 };
952
953 return LUT[bsize];
954}
955
Yue Chen49587a72016-09-28 17:09:47 -0700956static INLINE int is_rect_tx_allowed(const MACROBLOCKD *xd,
957 const MB_MODE_INFO *mbmi) {
Urvang Joshifeb925f2016-12-05 10:37:29 -0800958 return is_rect_tx_allowed_bsize(mbmi->sb_type) &&
Yue Chen49587a72016-09-28 17:09:47 -0700959 !xd->lossless[mbmi->segment_id];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700960}
Yue Chen56e226e2017-05-02 16:21:40 -0700961
962#if CONFIG_RECT_TX_EXT
963static INLINE int is_quarter_tx_allowed_bsize(BLOCK_SIZE bsize) {
964 static const char LUT_QTTX[BLOCK_SIZES] = {
Timothy B. Terriberry81ec2612017-04-26 16:53:47 -0700965#if CONFIG_CHROMA_2X2 || CONFIG_CHROMA_SUB8X8
Yue Chen56e226e2017-05-02 16:21:40 -0700966 0, // BLOCK_2X2
967 0, // BLOCK_2X4
968 0, // BLOCK_4X2
969#endif
970 0, // BLOCK_4X4
971 0, // BLOCK_4X8
972 0, // BLOCK_8X4
973 0, // BLOCK_8X8
974 1, // BLOCK_8X16
975 1, // BLOCK_16X8
976 0, // BLOCK_16X16
977 0, // BLOCK_16X32
978 0, // BLOCK_32X16
979 0, // BLOCK_32X32
980 0, // BLOCK_32X64
981 0, // BLOCK_64X32
982 0, // BLOCK_64X64
983#if CONFIG_EXT_PARTITION
984 0, // BLOCK_64X128
985 0, // BLOCK_128X64
986 0, // BLOCK_128X128
987#endif // CONFIG_EXT_PARTITION
988 };
989
990 return LUT_QTTX[bsize];
991}
992
993static INLINE int is_quarter_tx_allowed(const MACROBLOCKD *xd,
994 const MB_MODE_INFO *mbmi,
995 int is_inter) {
996 return is_quarter_tx_allowed_bsize(mbmi->sb_type) && is_inter &&
997 !xd->lossless[mbmi->segment_id];
998}
999#endif // CONFIG_RECT_TX_EXT
Yaowu Xuc27fc142016-08-22 16:08:15 -07001000#endif // CONFIG_RECT_TX
1001#endif // CONFIG_EXT_TX
1002
1003static INLINE TX_SIZE tx_size_from_tx_mode(BLOCK_SIZE bsize, TX_MODE tx_mode,
1004 int is_inter) {
1005 const TX_SIZE largest_tx_size = tx_mode_to_biggest_tx_size[tx_mode];
Debargha Mukherjee428bbb22017-03-17 07:30:24 -07001006#if (CONFIG_VAR_TX || CONFIG_EXT_TX) && CONFIG_RECT_TX
Urvang Joshifeb925f2016-12-05 10:37:29 -08001007 const TX_SIZE max_rect_tx_size = max_txsize_rect_lookup[bsize];
Jingning Han70e5f3f2016-11-09 17:03:07 -08001008#else
Yaowu Xuc27fc142016-08-22 16:08:15 -07001009 const TX_SIZE max_tx_size = max_txsize_lookup[bsize];
Debargha Mukherjee428bbb22017-03-17 07:30:24 -07001010#endif // (CONFIG_VAR_TX || CONFIG_EXT_TX) && CONFIG_RECT_TX
Urvang Joshifeb925f2016-12-05 10:37:29 -08001011 (void)is_inter;
Debargha Mukherjee428bbb22017-03-17 07:30:24 -07001012#if CONFIG_VAR_TX && CONFIG_RECT_TX
Urvang Joshifeb925f2016-12-05 10:37:29 -08001013#if CONFIG_CB4X4
1014 if (bsize == BLOCK_4X4)
1015 return AOMMIN(max_txsize_lookup[bsize], largest_tx_size);
1016#else
1017 if (bsize < BLOCK_8X8)
1018 return AOMMIN(max_txsize_lookup[bsize], largest_tx_size);
Jingning Han70e5f3f2016-11-09 17:03:07 -08001019#endif
Urvang Joshifeb925f2016-12-05 10:37:29 -08001020 if (txsize_sqr_map[max_rect_tx_size] <= largest_tx_size)
1021 return max_rect_tx_size;
1022 else
1023 return largest_tx_size;
1024#elif CONFIG_EXT_TX && CONFIG_RECT_TX
1025 if (txsize_sqr_up_map[max_rect_tx_size] <= largest_tx_size) {
1026 return max_rect_tx_size;
Yaowu Xuc27fc142016-08-22 16:08:15 -07001027 } else {
Urvang Joshifeb925f2016-12-05 10:37:29 -08001028 return largest_tx_size;
Yaowu Xuc27fc142016-08-22 16:08:15 -07001029 }
1030#else
Yaowu Xuf883b422016-08-30 14:01:10 -07001031 return AOMMIN(max_tx_size, largest_tx_size);
Debargha Mukherjee428bbb22017-03-17 07:30:24 -07001032#endif // CONFIG_VAR_TX && CONFIG_RECT_TX
Yaowu Xuc27fc142016-08-22 16:08:15 -07001033}
1034
hui su5db97432016-10-14 16:10:14 -07001035#if CONFIG_EXT_INTRA
hui su0a6731f2017-04-26 15:23:47 -07001036#define MAX_ANGLE_DELTA 3
1037#define ANGLE_STEP 3
hui su5db97432016-10-14 16:10:14 -07001038extern const int16_t dr_intra_derivative[90];
hui su02c79742017-05-16 17:19:04 -07001039static const uint8_t mode_to_angle_map[] = {
hui su5db97432016-10-14 16:10:14 -07001040 0, 90, 180, 45, 135, 111, 157, 203, 67, 0,
hui su02c79742017-05-16 17:19:04 -07001041#if CONFIG_ALT_INTRA
1042 0,
1043#if CONFIG_SMOOTH_HV
1044 0, 0,
1045#endif // CONFIG_SMOOTH_HV
1046#endif // CONFIG_ALT_INTRA
hui su5db97432016-10-14 16:10:14 -07001047};
hui sueda3d762016-12-06 16:58:23 -08001048#if CONFIG_INTRA_INTERP
hui su5db97432016-10-14 16:10:14 -07001049// Returns whether filter selection is needed for a given
1050// intra prediction angle.
Yaowu Xuf883b422016-08-30 14:01:10 -07001051int av1_is_intra_filter_switchable(int angle);
hui sueda3d762016-12-06 16:58:23 -08001052#endif // CONFIG_INTRA_INTERP
Yaowu Xuc27fc142016-08-22 16:08:15 -07001053#endif // CONFIG_EXT_INTRA
1054
Yaowu Xuc27fc142016-08-22 16:08:15 -07001055#define FIXED_TX_TYPE 0
Yaowu Xuc27fc142016-08-22 16:08:15 -07001056
Angie Chiang752ccce2017-04-09 13:41:13 -07001057// Converts block_index for given transform size to index of the block in raster
1058// order.
1059static INLINE int av1_block_index_to_raster_order(TX_SIZE tx_size,
1060 int block_idx) {
1061 // For transform size 4x8, the possible block_idx values are 0 & 2, because
1062 // block_idx values are incremented in steps of size 'tx_width_unit x
1063 // tx_height_unit'. But, for this transform size, block_idx = 2 corresponds to
1064 // block number 1 in raster order, inside an 8x8 MI block.
1065 // For any other transform size, the two indices are equivalent.
1066 return (tx_size == TX_4X8 && block_idx == 2) ? 1 : block_idx;
1067}
1068
1069// Inverse of above function.
1070// Note: only implemented for transform sizes 4x4, 4x8 and 8x4 right now.
1071static INLINE int av1_raster_order_to_block_index(TX_SIZE tx_size,
1072 int raster_order) {
1073 assert(tx_size == TX_4X4 || tx_size == TX_4X8 || tx_size == TX_8X4);
1074 // We ensure that block indices are 0 & 2 if tx size is 4x8 or 8x4.
1075 return (tx_size == TX_4X4) ? raster_order : (raster_order > 0) ? 2 : 0;
1076}
1077
Lester Lu708c1ec2017-06-14 14:54:49 -07001078#if CONFIG_DPCM_INTRA || CONFIG_LGT
1079static INLINE PREDICTION_MODE get_prediction_mode(const MODE_INFO *mi,
1080 int plane, TX_SIZE tx_size,
1081 int block_idx) {
1082 const MB_MODE_INFO *const mbmi = &mi->mbmi;
1083 if (is_inter_block(mbmi)) return mbmi->mode;
1084
1085 int block_raster_idx = av1_block_index_to_raster_order(tx_size, block_idx);
1086 return (plane == 0) ? get_y_mode(mi, block_raster_idx) : mbmi->uv_mode;
1087}
1088#endif
1089
Yaowu Xuc27fc142016-08-22 16:08:15 -07001090static INLINE TX_TYPE get_default_tx_type(PLANE_TYPE plane_type,
1091 const MACROBLOCKD *xd, int block_idx,
1092 TX_SIZE tx_size) {
1093 const MB_MODE_INFO *const mbmi = &xd->mi[0]->mbmi;
1094
1095 if (is_inter_block(mbmi) || plane_type != PLANE_TYPE_Y ||
1096 xd->lossless[mbmi->segment_id] || tx_size >= TX_32X32)
1097 return DCT_DCT;
1098
1099 return intra_mode_to_tx_type_context[plane_type == PLANE_TYPE_Y
1100 ? get_y_mode(xd->mi[0], block_idx)
1101 : mbmi->uv_mode];
1102}
1103
1104static INLINE TX_TYPE get_tx_type(PLANE_TYPE plane_type, const MACROBLOCKD *xd,
Angie Chiang752ccce2017-04-09 13:41:13 -07001105 int block, TX_SIZE tx_size) {
Yaowu Xuc27fc142016-08-22 16:08:15 -07001106 const MODE_INFO *const mi = xd->mi[0];
1107 const MB_MODE_INFO *const mbmi = &mi->mbmi;
Jingning Han243b66b2017-06-23 12:11:47 -07001108
Alex Conversedaa15e42017-05-02 14:27:16 -07001109#if CONFIG_INTRABC && (!CONFIG_EXT_TX || CONFIG_TXK_SEL)
1110 // TODO(aconverse@google.com): Handle INTRABC + EXT_TX + TXK_SEL
Alex Converse28744302017-04-13 14:46:22 -07001111 if (is_intrabc_block(mbmi)) return DCT_DCT;
Alex Conversedaa15e42017-05-02 14:27:16 -07001112#endif // CONFIG_INTRABC && (!CONFIG_EXT_TX || CONFIG_TXK_SEL)
Angie Chiangcd9b03f2017-04-16 13:37:13 -07001113#if !CONFIG_TXK_SEL
James Zern7cdaa602017-04-20 20:12:46 -07001114#if FIXED_TX_TYPE
Angie Chiangc2ebfbf2017-04-15 13:56:58 -07001115 const int block_raster_idx = av1_block_index_to_raster_order(tx_size, block);
James Zern7cdaa602017-04-20 20:12:46 -07001116 return get_default_tx_type(plane_type, xd, block_raster_idx, tx_size);
1117#elif CONFIG_EXT_TX
Thomas Daedeb7e72f32017-04-26 13:40:31 -07001118#if !CONFIG_CB4X4
James Zern7cdaa602017-04-20 20:12:46 -07001119 const int block_raster_idx = av1_block_index_to_raster_order(tx_size, block);
Thomas Daedeb7e72f32017-04-26 13:40:31 -07001120#endif // !CONFIG_CB4X4
Yaowu Xuc27fc142016-08-22 16:08:15 -07001121 if (xd->lossless[mbmi->segment_id] || txsize_sqr_map[tx_size] > TX_32X32 ||
1122 (txsize_sqr_map[tx_size] >= TX_32X32 && !is_inter_block(mbmi)))
Yaowu Xuc27fc142016-08-22 16:08:15 -07001123 return DCT_DCT;
Jingning Han8260d8b2016-12-28 13:48:43 -08001124 if (mbmi->sb_type >= BLOCK_8X8 || CONFIG_CB4X4) {
Yaowu Xuc27fc142016-08-22 16:08:15 -07001125 if (plane_type == PLANE_TYPE_Y) {
1126#if !ALLOW_INTRA_EXT_TX
1127 if (is_inter_block(mbmi))
1128#endif // ALLOW_INTRA_EXT_TX
1129 return mbmi->tx_type;
1130 }
Jingning Han1a00cff2016-12-28 14:53:14 -08001131
1132 if (is_inter_block(mbmi)) {
1133// UV Inter only
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -07001134#if CONFIG_CHROMA_2X2
Jingning Han1a00cff2016-12-28 14:53:14 -08001135 if (tx_size < TX_4X4) return DCT_DCT;
1136#endif
Debargha Mukherjee5a488a62016-11-22 22:24:10 -08001137 return (mbmi->tx_type == IDTX && txsize_sqr_map[tx_size] >= TX_32X32)
Yaowu Xuc27fc142016-08-22 16:08:15 -07001138 ? DCT_DCT
1139 : mbmi->tx_type;
Jingning Han1a00cff2016-12-28 14:53:14 -08001140 }
Yaowu Xuc27fc142016-08-22 16:08:15 -07001141 }
1142
Jingning Han8260d8b2016-12-28 13:48:43 -08001143#if CONFIG_CB4X4
Thomas Daedeb7e72f32017-04-26 13:40:31 -07001144 (void)block;
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -07001145#if CONFIG_CHROMA_2X2
Jingning Han1a00cff2016-12-28 14:53:14 -08001146 if (tx_size < TX_4X4)
1147 return DCT_DCT;
1148 else
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -07001149#endif
Jingning Han1a00cff2016-12-28 14:53:14 -08001150 return intra_mode_to_tx_type_context[mbmi->uv_mode];
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -07001151#else // CONFIG_CB4X4
Jingning Han8260d8b2016-12-28 13:48:43 -08001152
Yaowu Xuc27fc142016-08-22 16:08:15 -07001153 // Sub8x8-Inter/Intra OR UV-Intra
1154 if (is_inter_block(mbmi)) // Sub8x8-Inter
1155 return DCT_DCT;
1156 else // Sub8x8 Intra OR UV-Intra
1157 return intra_mode_to_tx_type_context[plane_type == PLANE_TYPE_Y
Angie Chiang752ccce2017-04-09 13:41:13 -07001158 ? get_y_mode(mi, block_raster_idx)
Yaowu Xuc27fc142016-08-22 16:08:15 -07001159 : mbmi->uv_mode];
Thomas Daedeb7e72f32017-04-26 13:40:31 -07001160#endif // CONFIG_CB4X4
Yaowu Xuc27fc142016-08-22 16:08:15 -07001161#else // CONFIG_EXT_TX
Angie Chiang752ccce2017-04-09 13:41:13 -07001162 (void)block;
Yaowu Xuc27fc142016-08-22 16:08:15 -07001163 if (plane_type != PLANE_TYPE_Y || xd->lossless[mbmi->segment_id] ||
1164 txsize_sqr_map[tx_size] >= TX_32X32)
1165 return DCT_DCT;
1166 return mbmi->tx_type;
1167#endif // CONFIG_EXT_TX
Angie Chiangcd9b03f2017-04-16 13:37:13 -07001168#else // !CONFIG_TXK_SEL
Angie Chiang2b58a622017-04-10 13:45:13 -07001169 (void)tx_size;
Angie Chiang18ad8942017-04-11 12:37:07 -07001170 TX_TYPE tx_type;
Angie Chiang2b58a622017-04-10 13:45:13 -07001171 if (plane_type != PLANE_TYPE_Y || xd->lossless[mbmi->segment_id] ||
Jingning Han243b66b2017-06-23 12:11:47 -07001172 txsize_sqr_map[tx_size] >= TX_32X32) {
Angie Chiang18ad8942017-04-11 12:37:07 -07001173 tx_type = DCT_DCT;
Angie Chiang18ad8942017-04-11 12:37:07 -07001174 } else {
1175 tx_type = mbmi->txk_type[block];
Angie Chiang2b58a622017-04-10 13:45:13 -07001176 }
Angie Chiang18ad8942017-04-11 12:37:07 -07001177 assert(tx_type >= DCT_DCT && tx_type < TX_TYPES);
1178 return tx_type;
Angie Chiangcd9b03f2017-04-16 13:37:13 -07001179#endif // !CONFIG_TXK_SEL
Yaowu Xuc27fc142016-08-22 16:08:15 -07001180}
1181
Yaowu Xuf883b422016-08-30 14:01:10 -07001182void av1_setup_block_planes(MACROBLOCKD *xd, int ss_x, int ss_y);
Yaowu Xuc27fc142016-08-22 16:08:15 -07001183
Yaowu Xu4ff59b52017-04-24 12:41:56 -07001184static INLINE int tx_size_to_depth(TX_SIZE tx_size) {
Timothy B. Terriberryfe0fb1d2017-05-18 12:15:16 -07001185 return (int)(tx_size - TX_SIZE_LUMA_MIN);
Jingning Han4e1737a2016-10-25 16:05:02 -07001186}
1187
Yaowu Xu4ff59b52017-04-24 12:41:56 -07001188static INLINE TX_SIZE depth_to_tx_size(int depth) {
Timothy B. Terriberryfe0fb1d2017-05-18 12:15:16 -07001189 return (TX_SIZE)(depth + TX_SIZE_LUMA_MIN);
Jingning Han4e1737a2016-10-25 16:05:02 -07001190}
1191
Yaowu Xuc27fc142016-08-22 16:08:15 -07001192static INLINE TX_SIZE get_uv_tx_size(const MB_MODE_INFO *mbmi,
1193 const struct macroblockd_plane *pd) {
Debargha Mukherjee2f123402016-08-30 17:43:38 -07001194 TX_SIZE uv_txsize;
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -07001195#if CONFIG_CHROMA_2X2
Jingning Han93531242016-12-20 11:54:36 -08001196 assert(mbmi->tx_size > TX_2X2);
1197#endif
1198
Yaowu Xuc27fc142016-08-22 16:08:15 -07001199#if CONFIG_SUPERTX
1200 if (supertx_enabled(mbmi))
1201 return uvsupertx_size_lookup[txsize_sqr_map[mbmi->tx_size]]
1202 [pd->subsampling_x][pd->subsampling_y];
1203#endif // CONFIG_SUPERTX
Jingning Hancabd9892016-12-01 12:28:42 -08001204
Debargha Mukherjee2f123402016-08-30 17:43:38 -07001205 uv_txsize = uv_txsize_lookup[mbmi->sb_type][mbmi->tx_size][pd->subsampling_x]
1206 [pd->subsampling_y];
1207 assert(uv_txsize != TX_INVALID);
1208 return uv_txsize;
Yaowu Xuc27fc142016-08-22 16:08:15 -07001209}
1210
Angie Chiang7fcfee42017-02-24 15:51:03 -08001211static INLINE TX_SIZE get_tx_size(int plane, const MACROBLOCKD *xd) {
Angie Chiang80b82262017-02-24 11:39:47 -08001212 const MB_MODE_INFO *mbmi = &xd->mi[0]->mbmi;
1213 const MACROBLOCKD_PLANE *pd = &xd->plane[plane];
1214 const TX_SIZE tx_size = plane ? get_uv_tx_size(mbmi, pd) : mbmi->tx_size;
Angie Chiang80b82262017-02-24 11:39:47 -08001215 return tx_size;
1216}
1217
Yaowu Xuc27fc142016-08-22 16:08:15 -07001218static INLINE BLOCK_SIZE
1219get_plane_block_size(BLOCK_SIZE bsize, const struct macroblockd_plane *pd) {
1220 return ss_size_lookup[bsize][pd->subsampling_x][pd->subsampling_y];
1221}
1222
Timothy B. Terriberrya2d5cde2017-05-10 18:33:50 -07001223void av1_reset_skip_context(MACROBLOCKD *xd, int mi_row, int mi_col,
1224 BLOCK_SIZE bsize);
Yaowu Xuc27fc142016-08-22 16:08:15 -07001225
1226typedef void (*foreach_transformed_block_visitor)(int plane, int block,
1227 int blk_row, int blk_col,
1228 BLOCK_SIZE plane_bsize,
1229 TX_SIZE tx_size, void *arg);
1230
Yaowu Xuf883b422016-08-30 14:01:10 -07001231void av1_foreach_transformed_block_in_plane(
Yaowu Xuc27fc142016-08-22 16:08:15 -07001232 const MACROBLOCKD *const xd, BLOCK_SIZE bsize, int plane,
1233 foreach_transformed_block_visitor visit, void *arg);
1234
Angie Chiang0397eda2017-03-15 16:57:14 -07001235#if CONFIG_LV_MAP
1236void av1_foreach_transformed_block(const MACROBLOCKD *const xd,
Jingning Han94652b82017-04-04 09:45:02 -07001237 BLOCK_SIZE bsize, int mi_row, int mi_col,
Angie Chiang0397eda2017-03-15 16:57:14 -07001238 foreach_transformed_block_visitor visit,
1239 void *arg);
1240#endif
1241
iole moccagattaf25a4cf2016-11-11 23:57:57 -08001242#if CONFIG_COEF_INTERLEAVE
1243static INLINE int get_max_4x4_size(int num_4x4, int mb_to_edge,
1244 int subsampling) {
1245 return num_4x4 + (mb_to_edge >= 0 ? 0 : mb_to_edge >> (5 + subsampling));
1246}
1247
1248void av1_foreach_transformed_block_interleave(
1249 const MACROBLOCKD *const xd, BLOCK_SIZE bsize,
1250 foreach_transformed_block_visitor visit, void *arg);
1251#endif
1252
Yaowu Xuf883b422016-08-30 14:01:10 -07001253void av1_set_contexts(const MACROBLOCKD *xd, struct macroblockd_plane *pd,
Jingning Haneee43152016-12-05 09:58:45 -08001254 int plane, TX_SIZE tx_size, int has_eob, int aoff,
1255 int loff);
Yaowu Xuc27fc142016-08-22 16:08:15 -07001256
1257#if CONFIG_EXT_INTER
1258static INLINE int is_interintra_allowed_bsize(const BLOCK_SIZE bsize) {
Debargha Mukherjee37f6fe62017-02-10 21:44:13 -08001259#if CONFIG_INTERINTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -07001260 // TODO(debargha): Should this be bsize < BLOCK_LARGEST?
1261 return (bsize >= BLOCK_8X8) && (bsize < BLOCK_64X64);
Debargha Mukherjee37f6fe62017-02-10 21:44:13 -08001262#else
1263 (void)bsize;
1264 return 0;
1265#endif // CONFIG_INTERINTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -07001266}
1267
1268static INLINE int is_interintra_allowed_mode(const PREDICTION_MODE mode) {
Debargha Mukherjee37f6fe62017-02-10 21:44:13 -08001269#if CONFIG_INTERINTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -07001270 return (mode >= NEARESTMV) && (mode <= NEWMV);
Debargha Mukherjee37f6fe62017-02-10 21:44:13 -08001271#else
1272 (void)mode;
1273 return 0;
1274#endif // CONFIG_INTERINTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -07001275}
1276
1277static INLINE int is_interintra_allowed_ref(const MV_REFERENCE_FRAME rf[2]) {
Debargha Mukherjee37f6fe62017-02-10 21:44:13 -08001278#if CONFIG_INTERINTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -07001279 return (rf[0] > INTRA_FRAME) && (rf[1] <= INTRA_FRAME);
Debargha Mukherjee37f6fe62017-02-10 21:44:13 -08001280#else
1281 (void)rf;
1282 return 0;
1283#endif // CONFIG_INTERINTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -07001284}
1285
1286static INLINE int is_interintra_allowed(const MB_MODE_INFO *mbmi) {
1287 return is_interintra_allowed_bsize(mbmi->sb_type) &&
1288 is_interintra_allowed_mode(mbmi->mode) &&
1289 is_interintra_allowed_ref(mbmi->ref_frame);
1290}
1291
Yaowu Xu4ff59b52017-04-24 12:41:56 -07001292static INLINE int is_interintra_allowed_bsize_group(int group) {
Yaowu Xuc27fc142016-08-22 16:08:15 -07001293 int i;
1294 for (i = 0; i < BLOCK_SIZES; i++) {
Urvang Joshicb586f32016-09-20 11:36:33 -07001295 if (size_group_lookup[i] == group &&
1296 is_interintra_allowed_bsize((BLOCK_SIZE)i)) {
Yaowu Xuc27fc142016-08-22 16:08:15 -07001297 return 1;
Urvang Joshicb586f32016-09-20 11:36:33 -07001298 }
Yaowu Xuc27fc142016-08-22 16:08:15 -07001299 }
1300 return 0;
1301}
1302
1303static INLINE int is_interintra_pred(const MB_MODE_INFO *mbmi) {
1304 return (mbmi->ref_frame[1] == INTRA_FRAME) && is_interintra_allowed(mbmi);
1305}
1306#endif // CONFIG_EXT_INTER
1307
Sarah Parker106b3cb2017-04-21 12:13:37 -07001308#if CONFIG_VAR_TX
1309static INLINE int get_vartx_max_txsize(const MB_MODE_INFO *const mbmi,
1310 BLOCK_SIZE bsize) {
1311#if CONFIG_CB4X4
1312 (void)mbmi;
1313 return max_txsize_rect_lookup[bsize];
1314#endif // CONFIG_C4X4
1315 return mbmi->sb_type < BLOCK_8X8 ? max_txsize_rect_lookup[mbmi->sb_type]
1316 : max_txsize_rect_lookup[bsize];
1317}
1318#endif // CONFIG_VAR_TX
1319
Yue Chencb60b182016-10-13 15:18:22 -07001320#if CONFIG_MOTION_VAR || CONFIG_WARPED_MOTION
1321static INLINE int is_motion_variation_allowed_bsize(BLOCK_SIZE bsize) {
1322 return (bsize >= BLOCK_8X8);
1323}
1324
Yue Chen8636da62017-04-03 01:23:44 -07001325static INLINE int is_motion_variation_allowed_compound(
1326 const MB_MODE_INFO *mbmi) {
Zoe Liu85b66462017-04-20 14:28:19 -07001327#if CONFIG_EXT_INTER && CONFIG_COMPOUND_SINGLEREF
1328 if (!has_second_ref(mbmi) && !is_inter_singleref_comp_mode(mbmi->mode))
1329#else
Yue Chen8636da62017-04-03 01:23:44 -07001330 if (!has_second_ref(mbmi))
Zoe Liu85b66462017-04-20 14:28:19 -07001331#endif // CONFIG_EXT_INTER && CONFIG_COMPOUND_SINGLEREF
Yue Chen8636da62017-04-03 01:23:44 -07001332 return 1;
1333 else
1334 return 0;
1335}
1336
Yue Chen5329a2b2017-02-28 17:33:00 +08001337#if CONFIG_MOTION_VAR
Yue Chen1bd42be2017-03-15 18:07:04 -07001338// input: log2 of length, 0(4), 1(8), ...
1339static const int max_neighbor_obmc[6] = { 0, 1, 2, 3, 4, 4 };
1340
Yue Chen5329a2b2017-02-28 17:33:00 +08001341static INLINE int check_num_overlappable_neighbors(const MB_MODE_INFO *mbmi) {
Yue Chen1bd42be2017-03-15 18:07:04 -07001342 return !(mbmi->overlappable_neighbors[0] == 0 &&
1343 mbmi->overlappable_neighbors[1] == 0);
Yue Chen5329a2b2017-02-28 17:33:00 +08001344}
1345#endif
1346
Sarah Parker19234cc2017-03-10 16:43:25 -08001347static INLINE MOTION_MODE motion_mode_allowed(
Sarah Parker0eea89f2017-07-11 11:56:36 -07001348#if CONFIG_GLOBAL_MOTION
Sarah Parker19234cc2017-03-10 16:43:25 -08001349 int block, const WarpedMotionParams *gm_params,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001350#endif // CONFIG_GLOBAL_MOTION
Sarah Parker19234cc2017-03-10 16:43:25 -08001351 const MODE_INFO *mi) {
1352 const MB_MODE_INFO *mbmi = &mi->mbmi;
Sarah Parker0eea89f2017-07-11 11:56:36 -07001353#if CONFIG_GLOBAL_MOTION
Sarah Parker19234cc2017-03-10 16:43:25 -08001354 const TransformationType gm_type = gm_params[mbmi->ref_frame[0]].wmtype;
1355 if (is_global_mv_block(mi, block, gm_type)) return SIMPLE_TRANSLATION;
Sarah Parker0eea89f2017-07-11 11:56:36 -07001356#endif // CONFIG_GLOBAL_MOTION
Yaowu Xuc27fc142016-08-22 16:08:15 -07001357#if CONFIG_EXT_INTER
Yue Chen69f18e12016-09-08 14:48:15 -07001358 if (is_motion_variation_allowed_bsize(mbmi->sb_type) &&
Yue Chen8636da62017-04-03 01:23:44 -07001359 is_inter_mode(mbmi->mode) && mbmi->ref_frame[1] != INTRA_FRAME &&
1360 is_motion_variation_allowed_compound(mbmi)) {
Yaowu Xuc27fc142016-08-22 16:08:15 -07001361#else
Yue Chen69f18e12016-09-08 14:48:15 -07001362 if (is_motion_variation_allowed_bsize(mbmi->sb_type) &&
Yue Chen8636da62017-04-03 01:23:44 -07001363 is_inter_mode(mbmi->mode) && is_motion_variation_allowed_compound(mbmi)) {
Yaowu Xuc27fc142016-08-22 16:08:15 -07001364#endif // CONFIG_EXT_INTER
Yue Chen5329a2b2017-02-28 17:33:00 +08001365#if CONFIG_MOTION_VAR
1366 if (!check_num_overlappable_neighbors(mbmi)) return SIMPLE_TRANSLATION;
1367#endif
Yue Chen69f18e12016-09-08 14:48:15 -07001368#if CONFIG_WARPED_MOTION
Yue Chen5558e5d2017-03-31 12:24:42 -07001369 if (!has_second_ref(mbmi) && mbmi->num_proj_ref[0] >= 1)
Yue Chen69f18e12016-09-08 14:48:15 -07001370 return WARPED_CAUSAL;
1371 else
1372#endif // CONFIG_WARPED_MOTION
1373#if CONFIG_MOTION_VAR
1374 return OBMC_CAUSAL;
1375#else
1376 return SIMPLE_TRANSLATION;
1377#endif // CONFIG_MOTION_VAR
1378 } else {
1379 return SIMPLE_TRANSLATION;
1380 }
Yaowu Xuc27fc142016-08-22 16:08:15 -07001381}
1382
Wei-Ting Lin85a8f702017-06-22 13:55:15 -07001383#if CONFIG_NCOBMC_ADAPT_WEIGHT && CONFIG_MOTION_VAR
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001384static INLINE NCOBMC_MODE ncobmc_mode_allowed_bsize(BLOCK_SIZE bsize) {
1385 if (bsize < BLOCK_8X8 || bsize > BLOCK_64X64)
Wei-Ting Lin85a8f702017-06-22 13:55:15 -07001386 return NO_OVERLAP;
1387 else
1388 return (NCOBMC_MODE)(MAX_NCOBMC_MODES - 1);
1389}
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001390
1391static INLINE MOTION_MODE
1392motion_mode_allowed_wrapper(int for_mv_search,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001393#if CONFIG_GLOBAL_MOTION
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001394 int block, const WarpedMotionParams *gm_params,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001395#endif // CONFIG_GLOBAL_MOTION
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001396 const MODE_INFO *mi) {
1397 const MB_MODE_INFO *mbmi = &mi->mbmi;
1398 MOTION_MODE motion_mode_for_mv_search = motion_mode_allowed(
Sarah Parker0eea89f2017-07-11 11:56:36 -07001399#if CONFIG_GLOBAL_MOTION
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001400 int block, const WarpedMotionParams *gm_params,
1401#endif
1402 mi);
1403 int ncobmc_mode_allowed =
1404 ncobmc_mode_allowed_bsize(mbmi->sb_type) && is_inter_mode(mbmi->mode);
1405 if (for_mv_search)
1406 return motion_mode_for_mv_search;
1407 else
1408 return ncobmc_mode_allowed ? NCOBMC_ADAPT_WEIGHT
1409 : motion_mode_for_mv_search;
1410}
Wei-Ting Lin85a8f702017-06-22 13:55:15 -07001411#endif
1412
Sarah Parker19234cc2017-03-10 16:43:25 -08001413static INLINE void assert_motion_mode_valid(MOTION_MODE mode,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001414#if CONFIG_GLOBAL_MOTION
Sarah Parker19234cc2017-03-10 16:43:25 -08001415 int block,
1416 const WarpedMotionParams *gm_params,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001417#endif // CONFIG_GLOBAL_MOTION
Sarah Parker19234cc2017-03-10 16:43:25 -08001418 const MODE_INFO *mi) {
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001419#if CONFIG_NCOBMC_ADAPT_WEIGHT
1420 const MOTION_MODE last_motion_mode_allowed =
1421 motion_mode_allowed_wrapper(0,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001422#if CONFIG_GLOBAL_MOTION
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001423 block, gm_params,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001424#endif // CONFIG_GLOBAL_MOTION
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001425 mi);
1426#else
Sarah Parker19234cc2017-03-10 16:43:25 -08001427 const MOTION_MODE last_motion_mode_allowed = motion_mode_allowed(
Sarah Parker0eea89f2017-07-11 11:56:36 -07001428#if CONFIG_GLOBAL_MOTION
Sarah Parker19234cc2017-03-10 16:43:25 -08001429 block, gm_params,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001430#endif // CONFIG_GLOBAL_MOTION
Sarah Parker19234cc2017-03-10 16:43:25 -08001431 mi);
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001432#endif
Sarah Parker19234cc2017-03-10 16:43:25 -08001433 // Check that the input mode is not illegal
1434 if (last_motion_mode_allowed < mode)
1435 assert(0 && "Illegal motion mode selected");
1436}
1437
Yue Chencb60b182016-10-13 15:18:22 -07001438#if CONFIG_MOTION_VAR
Yaowu Xuc27fc142016-08-22 16:08:15 -07001439static INLINE int is_neighbor_overlappable(const MB_MODE_INFO *mbmi) {
1440 return (is_inter_block(mbmi));
1441}
Yue Chencb60b182016-10-13 15:18:22 -07001442#endif // CONFIG_MOTION_VAR
1443#endif // CONFIG_MOTION_VAR || CONFIG_WARPED_MOTION
Yaowu Xuc27fc142016-08-22 16:08:15 -07001444
Urvang Joshi56ba91b2017-01-10 13:22:09 -08001445// Returns sub-sampled dimensions of the given block.
1446// The output values for 'rows_within_bounds' and 'cols_within_bounds' will
1447// differ from 'height' and 'width' when part of the block is outside the right
1448// and/or bottom image boundary.
1449static INLINE void av1_get_block_dimensions(BLOCK_SIZE bsize, int plane,
1450 const MACROBLOCKD *xd, int *width,
1451 int *height,
1452 int *rows_within_bounds,
1453 int *cols_within_bounds) {
1454 const int block_height = block_size_high[bsize];
1455 const int block_width = block_size_wide[bsize];
1456 const int block_rows = (xd->mb_to_bottom_edge >= 0)
1457 ? block_height
1458 : (xd->mb_to_bottom_edge >> 3) + block_height;
1459 const int block_cols = (xd->mb_to_right_edge >= 0)
1460 ? block_width
1461 : (xd->mb_to_right_edge >> 3) + block_width;
1462 const struct macroblockd_plane *const pd = &xd->plane[plane];
1463 assert(IMPLIES(plane == PLANE_TYPE_Y, pd->subsampling_x == 0));
1464 assert(IMPLIES(plane == PLANE_TYPE_Y, pd->subsampling_y == 0));
1465 assert(block_width >= block_cols);
1466 assert(block_height >= block_rows);
1467 if (width) *width = block_width >> pd->subsampling_x;
1468 if (height) *height = block_height >> pd->subsampling_y;
1469 if (rows_within_bounds) *rows_within_bounds = block_rows >> pd->subsampling_y;
1470 if (cols_within_bounds) *cols_within_bounds = block_cols >> pd->subsampling_x;
1471}
1472
Yue Chen19e7aa82016-11-30 14:05:39 -08001473#if CONFIG_GLOBAL_MOTION
1474static INLINE int is_nontrans_global_motion(const MACROBLOCKD *xd) {
1475 const MODE_INFO *mi = xd->mi[0];
1476 const MB_MODE_INFO *const mbmi = &mi->mbmi;
1477 int ref;
1478#if CONFIG_CB4X4
1479 const int unify_bsize = 1;
1480#else
1481 const int unify_bsize = 0;
1482#endif
1483
1484 // First check if all modes are ZEROMV
1485 if (mbmi->sb_type >= BLOCK_8X8 || unify_bsize) {
1486#if CONFIG_EXT_INTER
1487 if (mbmi->mode != ZEROMV && mbmi->mode != ZERO_ZEROMV) return 0;
1488#else
1489 if (mbmi->mode != ZEROMV) return 0;
1490#endif // CONFIG_EXT_INTER
1491 } else {
1492#if CONFIG_EXT_INTER
David Barkera0c16382017-07-07 17:01:30 +01001493 if ((mi->bmi[0].as_mode != ZEROMV && mi->bmi[0].as_mode != ZERO_ZEROMV) ||
1494 (mi->bmi[1].as_mode != ZEROMV && mi->bmi[1].as_mode != ZERO_ZEROMV) ||
1495 (mi->bmi[2].as_mode != ZEROMV && mi->bmi[2].as_mode != ZERO_ZEROMV) ||
1496 (mi->bmi[3].as_mode != ZEROMV && mi->bmi[3].as_mode != ZERO_ZEROMV))
Yue Chen19e7aa82016-11-30 14:05:39 -08001497 return 0;
1498#else
1499 if (mi->bmi[0].as_mode != ZEROMV || mi->bmi[1].as_mode != ZEROMV ||
1500 mi->bmi[2].as_mode != ZEROMV || mi->bmi[3].as_mode != ZEROMV)
1501 return 0;
1502#endif // CONFIG_EXT_INTER
1503 }
Jingning Han3ca0e672017-04-14 19:48:05 -07001504
1505#if !GLOBAL_SUB8X8_USED
1506 if (mbmi->sb_type < BLOCK_8X8) return 0;
1507#endif
1508
Yue Chen19e7aa82016-11-30 14:05:39 -08001509 // Now check if all global motion is non translational
1510 for (ref = 0; ref < 1 + has_second_ref(mbmi); ++ref) {
1511 if (xd->global_motion[mbmi->ref_frame[ref]].wmtype <= TRANSLATION) return 0;
1512 }
1513 return 1;
1514}
1515#endif // CONFIG_GLOBAL_MOTION
1516
Yaowu Xu4ff59b52017-04-24 12:41:56 -07001517static INLINE PLANE_TYPE get_plane_type(int plane) {
Luc Trudeau005feb62017-02-22 13:34:01 -05001518 return (plane == 0) ? PLANE_TYPE_Y : PLANE_TYPE_UV;
1519}
1520
Yaowu Xuc27fc142016-08-22 16:08:15 -07001521#ifdef __cplusplus
1522} // extern "C"
1523#endif
1524
Yaowu Xuf883b422016-08-30 14:01:10 -07001525#endif // AV1_COMMON_BLOCKD_H_