blob: 2e2474b281d22b4ec74b6081f8809f5ba06e4857 [file] [log] [blame]
Yaowu Xuc27fc142016-08-22 16:08:15 -07001/*
Yaowu Xu2ab7ff02016-09-02 12:04:54 -07002 * Copyright (c) 2016, Alliance for Open Media. All rights reserved
Yaowu Xuc27fc142016-08-22 16:08:15 -07003 *
Yaowu Xu2ab7ff02016-09-02 12:04:54 -07004 * This source code is subject to the terms of the BSD 2 Clause License and
5 * the Alliance for Open Media Patent License 1.0. If the BSD 2 Clause License
6 * was not distributed with this source code in the LICENSE file, you can
7 * obtain it at www.aomedia.org/license/software. If the Alliance for Open
8 * Media Patent License 1.0 was not distributed with this source code in the
9 * PATENTS file, you can obtain it at www.aomedia.org/license/patent.
Yaowu Xuc27fc142016-08-22 16:08:15 -070010 */
11
Yaowu Xuf883b422016-08-30 14:01:10 -070012#ifndef AV1_COMMON_BLOCKD_H_
13#define AV1_COMMON_BLOCKD_H_
Yaowu Xuc27fc142016-08-22 16:08:15 -070014
Yaowu Xuf883b422016-08-30 14:01:10 -070015#include "./aom_config.h"
Yaowu Xuc27fc142016-08-22 16:08:15 -070016
Yaowu Xuf883b422016-08-30 14:01:10 -070017#include "aom_dsp/aom_dsp_common.h"
Yaowu Xuc27fc142016-08-22 16:08:15 -070018#include "aom_ports/mem.h"
19#include "aom_scale/yv12config.h"
20
21#include "av1/common/common_data.h"
22#include "av1/common/quant_common.h"
23#include "av1/common/entropy.h"
24#include "av1/common/entropymode.h"
25#include "av1/common/mv.h"
26#include "av1/common/scale.h"
27#include "av1/common/seg_common.h"
28#include "av1/common/tile_common.h"
Yushin Cho77bba8d2016-11-04 16:36:56 -070029#if CONFIG_PVQ
30#include "av1/common/pvq.h"
31#include "av1/common/pvq_state.h"
32#include "av1/decoder/decint.h"
33#endif
Luc Trudeaubaeb3752017-04-24 11:19:25 -040034#if CONFIG_CFL
35#include "av1/common/cfl.h"
36#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -070037#ifdef __cplusplus
38extern "C" {
39#endif
40
Jingning Han69d21012017-05-14 16:51:27 -070041#if (CONFIG_CHROMA_SUB8X8 || CONFIG_CHROMA_2X2)
42#define SUB8X8_COMP_REF 0
43#else
44#define SUB8X8_COMP_REF 1
45#endif
Jingning Hanc41a5492017-02-24 11:18:52 -080046
Yaowu Xuc27fc142016-08-22 16:08:15 -070047#define MAX_MB_PLANE 3
48
David Barkerac37fa32016-12-02 12:30:21 +000049#if CONFIG_EXT_INTER
Sarah Parkerb9f757c2017-01-06 17:12:24 -080050
Debargha Mukherjee1edf9a32017-01-07 18:54:20 -080051#if CONFIG_COMPOUND_SEGMENT
Debargha Mukherjee1edf9a32017-01-07 18:54:20 -080052// Set COMPOUND_SEGMENT_TYPE to one of the three
53// 0: Uniform
54// 1: Difference weighted
55#define COMPOUND_SEGMENT_TYPE 1
Debargha Mukherjee1edf9a32017-01-07 18:54:20 -080056#define MAX_SEG_MASK_BITS 1
Yaowu Xuf35f5272017-05-10 08:00:02 -070057
Sarah Parkerb9f757c2017-01-06 17:12:24 -080058// SEG_MASK_TYPES should not surpass 1 << MAX_SEG_MASK_BITS
59typedef enum {
Yaowu Xuf35f5272017-05-10 08:00:02 -070060#if COMPOUND_SEGMENT_TYPE == 0
Sarah Parkerb9f757c2017-01-06 17:12:24 -080061 UNIFORM_45 = 0,
62 UNIFORM_45_INV,
Debargha Mukherjee1edf9a32017-01-07 18:54:20 -080063#elif COMPOUND_SEGMENT_TYPE == 1
Sarah Parker7bb84f32017-05-09 15:17:46 -070064 DIFFWTD_38 = 0,
65 DIFFWTD_38_INV,
Yaowu Xuf35f5272017-05-10 08:00:02 -070066#endif // COMPOUND_SEGMENT_TYPE
Debargha Mukherjee1edf9a32017-01-07 18:54:20 -080067 SEG_MASK_TYPES,
68} SEG_MASK_TYPE;
69
Sarah Parkerb9f757c2017-01-06 17:12:24 -080070#endif // CONFIG_COMPOUND_SEGMENT
Debargha Mukherjee1edf9a32017-01-07 18:54:20 -080071#endif // CONFIG_EXT_INTER
David Barkerac37fa32016-12-02 12:30:21 +000072
Yaowu Xuc27fc142016-08-22 16:08:15 -070073typedef enum {
74 KEY_FRAME = 0,
75 INTER_FRAME = 1,
76 FRAME_TYPES,
77} FRAME_TYPE;
78
Yaowu Xuc27fc142016-08-22 16:08:15 -070079static INLINE int is_inter_mode(PREDICTION_MODE mode) {
80#if CONFIG_EXT_INTER
81 return mode >= NEARESTMV && mode <= NEW_NEWMV;
82#else
83 return mode >= NEARESTMV && mode <= NEWMV;
84#endif // CONFIG_EXT_INTER
85}
86
Yushin Cho77bba8d2016-11-04 16:36:56 -070087#if CONFIG_PVQ
88typedef struct PVQ_INFO {
89 int theta[PVQ_MAX_PARTITIONS];
Yushin Cho77bba8d2016-11-04 16:36:56 -070090 int qg[PVQ_MAX_PARTITIONS];
91 int k[PVQ_MAX_PARTITIONS];
Yushin Cho48f84db2016-11-07 21:20:17 -080092 od_coeff y[OD_TXSIZE_MAX * OD_TXSIZE_MAX];
Yushin Cho77bba8d2016-11-04 16:36:56 -070093 int nb_bands;
94 int off[PVQ_MAX_PARTITIONS];
95 int size[PVQ_MAX_PARTITIONS];
96 int skip_rest;
97 int skip_dir;
ltrudeaue1c09292017-01-20 15:42:13 -050098 int bs; // log of the block size minus two,
99 // i.e. equivalent to aom's TX_SIZE
100 // Block skip info, indicating whether DC/AC, is coded.
101 PVQ_SKIP_TYPE ac_dc_coded; // bit0: DC coded, bit1 : AC coded (1 means coded)
Yushin Cho77bba8d2016-11-04 16:36:56 -0700102 tran_low_t dq_dc_residue;
103} PVQ_INFO;
104
105typedef struct PVQ_QUEUE {
106 PVQ_INFO *buf; // buffer for pvq info, stored in encoding order
107 int curr_pos; // curr position to write PVQ_INFO
108 int buf_len; // allocated buffer length
109 int last_pos; // last written position of PVQ_INFO in a tile
110} PVQ_QUEUE;
111#endif
112
David Barkerac37fa32016-12-02 12:30:21 +0000113typedef struct {
114 uint8_t *plane[MAX_MB_PLANE];
115 int stride[MAX_MB_PLANE];
116} BUFFER_SET;
117
Yaowu Xuc27fc142016-08-22 16:08:15 -0700118#if CONFIG_EXT_INTER
119static INLINE int is_inter_singleref_mode(PREDICTION_MODE mode) {
Zoe Liu7f24e1b2017-03-17 17:42:05 -0700120 return mode >= NEARESTMV && mode <= NEWMV;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700121}
Zoe Liu85b66462017-04-20 14:28:19 -0700122static INLINE int is_inter_compound_mode(PREDICTION_MODE mode) {
123 return mode >= NEAREST_NEARESTMV && mode <= NEW_NEWMV;
124}
Zoe Liu239f06b2017-04-20 13:10:55 -0700125#if CONFIG_COMPOUND_SINGLEREF
126static INLINE int is_inter_singleref_comp_mode(PREDICTION_MODE mode) {
127 return mode >= SR_NEAREST_NEARMV && mode <= SR_NEW_NEWMV;
128}
Zoe Liu85b66462017-04-20 14:28:19 -0700129static INLINE int is_inter_anyref_comp_mode(PREDICTION_MODE mode) {
130 return is_inter_compound_mode(mode) || is_inter_singleref_comp_mode(mode);
Yaowu Xuc27fc142016-08-22 16:08:15 -0700131}
Zoe Liu85b66462017-04-20 14:28:19 -0700132#endif // CONFIG_COMPOUND_SINGLEREF
Yaowu Xuc27fc142016-08-22 16:08:15 -0700133
134static INLINE PREDICTION_MODE compound_ref0_mode(PREDICTION_MODE mode) {
Urvang Joshi5a9ea002017-05-22 15:25:18 -0700135 static PREDICTION_MODE lut[] = {
Urvang Joshi102245d2016-11-28 13:05:36 -0800136 MB_MODE_COUNT, // DC_PRED
137 MB_MODE_COUNT, // V_PRED
138 MB_MODE_COUNT, // H_PRED
139 MB_MODE_COUNT, // D45_PRED
140 MB_MODE_COUNT, // D135_PRED
141 MB_MODE_COUNT, // D117_PRED
142 MB_MODE_COUNT, // D153_PRED
143 MB_MODE_COUNT, // D207_PRED
144 MB_MODE_COUNT, // D63_PRED
145#if CONFIG_ALT_INTRA
146 MB_MODE_COUNT, // SMOOTH_PRED
Urvang Joshi5a9ea002017-05-22 15:25:18 -0700147#if CONFIG_SMOOTH_HV
148 MB_MODE_COUNT, // SMOOTH_V_PRED
149 MB_MODE_COUNT, // SMOOTH_H_PRED
150#endif // CONFIG_SMOOTH_HV
Urvang Joshi102245d2016-11-28 13:05:36 -0800151#endif // CONFIG_ALT_INTRA
152 MB_MODE_COUNT, // TM_PRED
153 MB_MODE_COUNT, // NEARESTMV
154 MB_MODE_COUNT, // NEARMV
155 MB_MODE_COUNT, // ZEROMV
156 MB_MODE_COUNT, // NEWMV
Zoe Liu239f06b2017-04-20 13:10:55 -0700157#if CONFIG_COMPOUND_SINGLEREF
158 NEARESTMV, // SR_NEAREST_NEARMV
Zoe Liu85b66462017-04-20 14:28:19 -0700159 // NEARESTMV, // SR_NEAREST_NEWMV
Zoe Liu239f06b2017-04-20 13:10:55 -0700160 NEARMV, // SR_NEAR_NEWMV
161 ZEROMV, // SR_ZERO_NEWMV
162 NEWMV, // SR_NEW_NEWMV
163#endif // CONFIG_COMPOUND_SINGLEREF
164 NEARESTMV, // NEAREST_NEARESTMV
Zoe Liu239f06b2017-04-20 13:10:55 -0700165 NEARMV, // NEAR_NEARMV
166 NEARESTMV, // NEAREST_NEWMV
167 NEWMV, // NEW_NEARESTMV
168 NEARMV, // NEAR_NEWMV
169 NEWMV, // NEW_NEARMV
170 ZEROMV, // ZERO_ZEROMV
171 NEWMV, // NEW_NEWMV
Yaowu Xuc27fc142016-08-22 16:08:15 -0700172 };
Urvang Joshi5a9ea002017-05-22 15:25:18 -0700173 assert(NELEMENTS(lut) == MB_MODE_COUNT);
Zoe Liu85b66462017-04-20 14:28:19 -0700174#if CONFIG_COMPOUND_SINGLEREF
175 assert(is_inter_anyref_comp_mode(mode));
176#else // !CONFIG_COMPOUND_SINGLEREF
Yaowu Xuc27fc142016-08-22 16:08:15 -0700177 assert(is_inter_compound_mode(mode));
Zoe Liu85b66462017-04-20 14:28:19 -0700178#endif // CONFIG_COMPOUND_SINGLEREF
Yaowu Xuc27fc142016-08-22 16:08:15 -0700179 return lut[mode];
180}
181
182static INLINE PREDICTION_MODE compound_ref1_mode(PREDICTION_MODE mode) {
Urvang Joshi5a9ea002017-05-22 15:25:18 -0700183 static PREDICTION_MODE lut[] = {
Urvang Joshi102245d2016-11-28 13:05:36 -0800184 MB_MODE_COUNT, // DC_PRED
185 MB_MODE_COUNT, // V_PRED
186 MB_MODE_COUNT, // H_PRED
187 MB_MODE_COUNT, // D45_PRED
188 MB_MODE_COUNT, // D135_PRED
189 MB_MODE_COUNT, // D117_PRED
190 MB_MODE_COUNT, // D153_PRED
191 MB_MODE_COUNT, // D207_PRED
192 MB_MODE_COUNT, // D63_PRED
193#if CONFIG_ALT_INTRA
194 MB_MODE_COUNT, // SMOOTH_PRED
Urvang Joshi5a9ea002017-05-22 15:25:18 -0700195#if CONFIG_SMOOTH_HV
196 MB_MODE_COUNT, // SMOOTH_V_PRED
197 MB_MODE_COUNT, // SMOOTH_H_PRED
198#endif // CONFIG_SMOOTH_HV
Urvang Joshi102245d2016-11-28 13:05:36 -0800199#endif // CONFIG_ALT_INTRA
200 MB_MODE_COUNT, // TM_PRED
201 MB_MODE_COUNT, // NEARESTMV
202 MB_MODE_COUNT, // NEARMV
203 MB_MODE_COUNT, // ZEROMV
204 MB_MODE_COUNT, // NEWMV
Zoe Liu239f06b2017-04-20 13:10:55 -0700205#if CONFIG_COMPOUND_SINGLEREF
Zoe Liu85b66462017-04-20 14:28:19 -0700206 NEARMV, // SR_NEAREST_NEARMV
207 // NEWMV, // SR_NEAREST_NEWMV
Zoe Liu239f06b2017-04-20 13:10:55 -0700208 NEWMV, // SR_NEAR_NEWMV
209 NEWMV, // SR_ZERO_NEWMV
210 NEWMV, // SR_NEW_NEWMV
211#endif // CONFIG_COMPOUND_SINGLEREF
212 NEARESTMV, // NEAREST_NEARESTMV
Zoe Liu239f06b2017-04-20 13:10:55 -0700213 NEARMV, // NEAR_NEARMV
214 NEWMV, // NEAREST_NEWMV
215 NEARESTMV, // NEW_NEARESTMV
216 NEWMV, // NEAR_NEWMV
217 NEARMV, // NEW_NEARMV
218 ZEROMV, // ZERO_ZEROMV
219 NEWMV, // NEW_NEWMV
Yaowu Xuc27fc142016-08-22 16:08:15 -0700220 };
Urvang Joshi5a9ea002017-05-22 15:25:18 -0700221 assert(NELEMENTS(lut) == MB_MODE_COUNT);
Zoe Liu85b66462017-04-20 14:28:19 -0700222#if CONFIG_COMPOUND_SINGLEREF
223 assert(is_inter_anyref_comp_mode(mode));
224#else // !CONFIG_COMPOUND_SINGLEREF
Yaowu Xuc27fc142016-08-22 16:08:15 -0700225 assert(is_inter_compound_mode(mode));
Zoe Liu85b66462017-04-20 14:28:19 -0700226#endif // CONFIG_COMPOUND_SINGLEREF
Yaowu Xuc27fc142016-08-22 16:08:15 -0700227 return lut[mode];
228}
229
David Barker3dfba992017-04-03 16:10:09 +0100230static INLINE int have_nearmv_in_inter_mode(PREDICTION_MODE mode) {
Debargha Mukherjeebb6e1342017-04-17 16:05:04 -0700231 return (mode == NEARMV || mode == NEAR_NEARMV || mode == NEAR_NEWMV ||
Zoe Liu85b66462017-04-20 14:28:19 -0700232#if CONFIG_COMPOUND_SINGLEREF
233 mode == SR_NEAREST_NEARMV || mode == SR_NEAR_NEWMV ||
234#endif // CONFIG_COMPOUND_SINGLEREF
Debargha Mukherjeebb6e1342017-04-17 16:05:04 -0700235 mode == NEW_NEARMV);
David Barker3dfba992017-04-03 16:10:09 +0100236}
237
Yaowu Xuc27fc142016-08-22 16:08:15 -0700238static INLINE int have_newmv_in_inter_mode(PREDICTION_MODE mode) {
Zoe Liu7f24e1b2017-03-17 17:42:05 -0700239 return (mode == NEWMV || mode == NEW_NEWMV || mode == NEAREST_NEWMV ||
Zoe Liu85b66462017-04-20 14:28:19 -0700240#if CONFIG_COMPOUND_SINGLEREF
241 /* mode == SR_NEAREST_NEWMV || */ mode == SR_NEAR_NEWMV ||
242 mode == SR_ZERO_NEWMV || mode == SR_NEW_NEWMV ||
243#endif // CONFIG_COMPOUND_SINGLEREF
Zoe Liu7f24e1b2017-03-17 17:42:05 -0700244 mode == NEW_NEARESTMV || mode == NEAR_NEWMV || mode == NEW_NEARMV);
Yaowu Xuc27fc142016-08-22 16:08:15 -0700245}
Sarah Parker6fdc8532016-11-16 17:47:13 -0800246
Sarah Parker2e604882017-01-17 17:31:25 -0800247static INLINE int use_masked_motion_search(COMPOUND_TYPE type) {
Debargha Mukherjeec5f735f2017-04-26 03:25:28 +0000248#if CONFIG_WEDGE
Sarah Parker2e604882017-01-17 17:31:25 -0800249 return (type == COMPOUND_WEDGE);
Debargha Mukherjeec5f735f2017-04-26 03:25:28 +0000250#else
251 (void)type;
252 return 0;
253#endif
Sarah Parker2e604882017-01-17 17:31:25 -0800254}
255
Sarah Parker6fdc8532016-11-16 17:47:13 -0800256static INLINE int is_masked_compound_type(COMPOUND_TYPE type) {
Debargha Mukherjeec5f735f2017-04-26 03:25:28 +0000257#if CONFIG_COMPOUND_SEGMENT && CONFIG_WEDGE
Sarah Parker569edda2016-12-14 14:57:38 -0800258 return (type == COMPOUND_WEDGE || type == COMPOUND_SEG);
Debargha Mukherjeec5f735f2017-04-26 03:25:28 +0000259#elif !CONFIG_COMPOUND_SEGMENT && CONFIG_WEDGE
Sarah Parker6fdc8532016-11-16 17:47:13 -0800260 return (type == COMPOUND_WEDGE);
Debargha Mukherjeec5f735f2017-04-26 03:25:28 +0000261#elif CONFIG_COMPOUND_SEGMENT && !CONFIG_WEDGE
262 return (type == COMPOUND_SEG);
Sarah Parker569edda2016-12-14 14:57:38 -0800263#endif // CONFIG_COMPOUND_SEGMENT
Debargha Mukherjeec5f735f2017-04-26 03:25:28 +0000264 (void)type;
265 return 0;
Sarah Parker6fdc8532016-11-16 17:47:13 -0800266}
Zoe Liu85b66462017-04-20 14:28:19 -0700267
268#else // !CONFIG_EXT_INTER
Yaowu Xuc27fc142016-08-22 16:08:15 -0700269
David Barker3dfba992017-04-03 16:10:09 +0100270static INLINE int have_nearmv_in_inter_mode(PREDICTION_MODE mode) {
271 return (mode == NEARMV);
272}
273
Yaowu Xuc27fc142016-08-22 16:08:15 -0700274static INLINE int have_newmv_in_inter_mode(PREDICTION_MODE mode) {
275 return (mode == NEWMV);
276}
277#endif // CONFIG_EXT_INTER
278
279/* For keyframes, intra block modes are predicted by the (already decoded)
280 modes for the Y blocks to the left and above us; for interframes, there
281 is a single probability table. */
282
283typedef struct {
284 PREDICTION_MODE as_mode;
285 int_mv as_mv[2]; // first, second inter predictor motion vectors
Yaowu Xuf5bbbfa2016-09-26 09:13:38 -0700286 int_mv pred_mv[2];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700287#if CONFIG_EXT_INTER
288 int_mv ref_mv[2];
289#endif // CONFIG_EXT_INTER
290} b_mode_info;
291
292typedef int8_t MV_REFERENCE_FRAME;
293
Urvang Joshib100db72016-10-12 16:28:56 -0700294#if CONFIG_PALETTE
Yaowu Xuc27fc142016-08-22 16:08:15 -0700295typedef struct {
296 // Number of base colors for Y (0) and UV (1)
297 uint8_t palette_size[2];
hui sufa4ff852017-05-15 12:20:50 -0700298 // Value of base colors for Y, U, and V
Yaowu Xuc27fc142016-08-22 16:08:15 -0700299 uint16_t palette_colors[3 * PALETTE_MAX_SIZE];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700300} PALETTE_MODE_INFO;
Urvang Joshib100db72016-10-12 16:28:56 -0700301#endif // CONFIG_PALETTE
Yaowu Xuc27fc142016-08-22 16:08:15 -0700302
hui su5db97432016-10-14 16:10:14 -0700303#if CONFIG_FILTER_INTRA
Yue Chen8d8638a2017-02-21 13:28:16 +0800304#define USE_3TAP_INTRA_FILTER 1 // 0: 4-tap; 1: 3-tap
Yaowu Xuc27fc142016-08-22 16:08:15 -0700305typedef struct {
306 // 1: an ext intra mode is used; 0: otherwise.
hui su5db97432016-10-14 16:10:14 -0700307 uint8_t use_filter_intra_mode[PLANE_TYPES];
308 FILTER_INTRA_MODE filter_intra_mode[PLANE_TYPES];
309} FILTER_INTRA_MODE_INFO;
310#endif // CONFIG_FILTER_INTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -0700311
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800312#if CONFIG_VAR_TX
Angie Chiang7c2b7f22016-11-07 16:00:00 -0800313#if CONFIG_RD_DEBUG
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800314#define TXB_COEFF_COST_MAP_SIZE (2 * MAX_MIB_SIZE)
Angie Chiang7c2b7f22016-11-07 16:00:00 -0800315#endif
316#endif
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800317
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800318typedef struct RD_STATS {
319 int rate;
320 int64_t dist;
Angie Chiang7bbd3b12017-04-26 11:06:09 -0700321 // Please be careful of using rdcost, it's not guaranteed to be set all the
322 // time.
323 // TODO(angiebird): Create a set of functions to manipulate the RD_STATS. In
324 // these functions, make sure rdcost is always up-to-date according to
325 // rate/dist.
Angie Chiang2a2a7dd2017-04-25 16:08:47 -0700326 int64_t rdcost;
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800327 int64_t sse;
Angie Chiang7bbd3b12017-04-26 11:06:09 -0700328 int skip; // sse should equal to dist when skip == 1
Jingning Han3bce7542017-07-25 10:53:57 -0700329 int64_t ref_rdcost;
330 int zero_rate;
Jingning Han1a7f0a82017-07-27 09:48:05 -0700331 uint8_t invalid_rate;
Yushin Chob7b60c52017-07-14 16:18:52 -0700332#if CONFIG_DIST_8X8 && CONFIG_CB4X4
Yushin Cho63927c42017-05-23 15:41:05 -0700333 int64_t dist_y;
334#endif
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800335#if CONFIG_RD_DEBUG
336 int txb_coeff_cost[MAX_MB_PLANE];
Angie Chiang3963d632016-11-10 18:41:40 -0800337#if CONFIG_VAR_TX
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800338 int txb_coeff_cost_map[MAX_MB_PLANE][TXB_COEFF_COST_MAP_SIZE]
339 [TXB_COEFF_COST_MAP_SIZE];
Angie Chiang3963d632016-11-10 18:41:40 -0800340#endif // CONFIG_VAR_TX
341#endif // CONFIG_RD_DEBUG
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800342} RD_STATS;
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800343
Sarah Parker6fdc8532016-11-16 17:47:13 -0800344#if CONFIG_EXT_INTER
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000345// This struct is used to group function args that are commonly
346// sent together in functions related to interinter compound modes
Sarah Parker6fdc8532016-11-16 17:47:13 -0800347typedef struct {
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000348#if CONFIG_WEDGE
Sarah Parker6fdc8532016-11-16 17:47:13 -0800349 int wedge_index;
350 int wedge_sign;
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000351#endif // CONFIG_WEDGE
Sarah Parker569edda2016-12-14 14:57:38 -0800352#if CONFIG_COMPOUND_SEGMENT
Sarah Parkerb9f757c2017-01-06 17:12:24 -0800353 SEG_MASK_TYPE mask_type;
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000354 uint8_t *seg_mask;
Sarah Parker569edda2016-12-14 14:57:38 -0800355#endif // CONFIG_COMPOUND_SEGMENT
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000356 COMPOUND_TYPE interinter_compound_type;
Sarah Parker6fdc8532016-11-16 17:47:13 -0800357} INTERINTER_COMPOUND_DATA;
358#endif // CONFIG_EXT_INTER
359
Yaowu Xuc27fc142016-08-22 16:08:15 -0700360// This structure now relates to 8x8 block regions.
Luc Trudeauf5334002017-04-25 12:21:26 -0400361typedef struct MB_MODE_INFO {
Yaowu Xuc27fc142016-08-22 16:08:15 -0700362 // Common for both INTER and INTRA blocks
363 BLOCK_SIZE sb_type;
364 PREDICTION_MODE mode;
365 TX_SIZE tx_size;
366#if CONFIG_VAR_TX
367 // TODO(jingning): This effectively assigned a separate entry for each
368 // 8x8 block. Apparently it takes much more space than needed.
369 TX_SIZE inter_tx_size[MAX_MIB_SIZE][MAX_MIB_SIZE];
Jingning Hane67b38a2016-11-04 10:30:00 -0700370 TX_SIZE min_tx_size;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700371#endif
372 int8_t skip;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700373 int8_t segment_id;
374#if CONFIG_SUPERTX
375 // Minimum of all segment IDs under the current supertx block.
376 int8_t segment_id_supertx;
377#endif // CONFIG_SUPERTX
378 int8_t seg_id_predicted; // valid only when temporal_update is enabled
379
380 // Only for INTRA blocks
Luc Trudeaud6d9eee2017-07-12 12:36:50 -0400381 UV_PREDICTION_MODE uv_mode;
Urvang Joshib100db72016-10-12 16:28:56 -0700382#if CONFIG_PALETTE
Yaowu Xuc27fc142016-08-22 16:08:15 -0700383 PALETTE_MODE_INFO palette_mode_info;
Urvang Joshib100db72016-10-12 16:28:56 -0700384#endif // CONFIG_PALETTE
Alex Converse28744302017-04-13 14:46:22 -0700385#if CONFIG_INTRABC
386 uint8_t use_intrabc;
387#endif // CONFIG_INTRABC
Yaowu Xuc27fc142016-08-22 16:08:15 -0700388
389// Only for INTER blocks
390#if CONFIG_DUAL_FILTER
James Zern7b9407a2016-05-18 23:48:05 -0700391 InterpFilter interp_filter[4];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700392#else
James Zern7b9407a2016-05-18 23:48:05 -0700393 InterpFilter interp_filter;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700394#endif
395 MV_REFERENCE_FRAME ref_frame[2];
396 TX_TYPE tx_type;
Angie Chiangcd9b03f2017-04-16 13:37:13 -0700397#if CONFIG_TXK_SEL
Angie Chiang808d8592017-04-06 18:36:55 -0700398 TX_TYPE txk_type[MAX_SB_SQUARE / (TX_SIZE_W_MIN * TX_SIZE_H_MIN)];
399#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700400
hui su5db97432016-10-14 16:10:14 -0700401#if CONFIG_FILTER_INTRA
402 FILTER_INTRA_MODE_INFO filter_intra_mode_info;
403#endif // CONFIG_FILTER_INTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -0700404#if CONFIG_EXT_INTRA
hui sueda3d762016-12-06 16:58:23 -0800405 // The actual prediction angle is the base angle + (angle_delta * step).
Yaowu Xuc27fc142016-08-22 16:08:15 -0700406 int8_t angle_delta[2];
hui sueda3d762016-12-06 16:58:23 -0800407#if CONFIG_INTRA_INTERP
Yaowu Xuc27fc142016-08-22 16:08:15 -0700408 // To-Do (huisu): this may be replaced by interp_filter
409 INTRA_FILTER intra_filter;
hui sueda3d762016-12-06 16:58:23 -0800410#endif // CONFIG_INTRA_INTERP
Yaowu Xuc27fc142016-08-22 16:08:15 -0700411#endif // CONFIG_EXT_INTRA
412
413#if CONFIG_EXT_INTER
Yue Chen4d26acb2017-05-01 12:28:34 -0700414#if CONFIG_INTERINTRA
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000415 // interintra members
Yaowu Xuc27fc142016-08-22 16:08:15 -0700416 INTERINTRA_MODE interintra_mode;
Yue Chen4d26acb2017-05-01 12:28:34 -0700417#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700418 // TODO(debargha): Consolidate these flags
419 int use_wedge_interintra;
420 int interintra_wedge_index;
421 int interintra_wedge_sign;
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000422 // interinter members
423 COMPOUND_TYPE interinter_compound_type;
424#if CONFIG_WEDGE
425 int wedge_index;
426 int wedge_sign;
427#endif // CONFIG_WEDGE
428#if CONFIG_COMPOUND_SEGMENT
429 SEG_MASK_TYPE mask_type;
430#endif // CONFIG_COMPOUND_SEGMENT
Yaowu Xuc27fc142016-08-22 16:08:15 -0700431#endif // CONFIG_EXT_INTER
Yue Chencb60b182016-10-13 15:18:22 -0700432 MOTION_MODE motion_mode;
Yue Chen5329a2b2017-02-28 17:33:00 +0800433#if CONFIG_MOTION_VAR
434 int overlappable_neighbors[2];
Wei-Ting Lin85a8f702017-06-22 13:55:15 -0700435#if CONFIG_NCOBMC_ADAPT_WEIGHT
436 // Applying different weighting kernels in ncobmc
437 // In current implementation, interpolation modes only defined for squared
438 // blocks. A rectangular block is divided into two squared blocks and each
439 // squared block has an interpolation mode.
440 NCOBMC_MODE ncobmc_mode[2];
441#endif
Yue Chen5329a2b2017-02-28 17:33:00 +0800442#endif // CONFIG_MOTION_VAR
Yaowu Xuc27fc142016-08-22 16:08:15 -0700443 int_mv mv[2];
444 int_mv pred_mv[2];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700445 uint8_t ref_mv_idx;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700446#if CONFIG_EXT_PARTITION_TYPES
447 PARTITION_TYPE partition;
448#endif
449#if CONFIG_NEW_QUANT
450 int dq_off_index;
451 int send_dq_bit;
452#endif // CONFIG_NEW_QUANT
453 /* deringing gain *per-superblock* */
Jean-Marc Valin5f5c1322017-03-21 16:20:21 -0400454 int8_t cdef_strength;
Arild Fuldseth07441162016-08-15 15:07:52 +0200455#if CONFIG_DELTA_Q
456 int current_q_index;
Fangwen Fu231fe422017-04-24 17:52:29 -0700457#if CONFIG_EXT_DELTA_Q
458 int current_delta_lf_from_base;
459#endif
Arild Fuldseth07441162016-08-15 15:07:52 +0200460#endif
Angie Chiangd4022822016-11-02 18:30:25 -0700461#if CONFIG_RD_DEBUG
Angie Chiang9a44f5f2016-11-06 12:19:06 -0800462 RD_STATS rd_stats;
Angie Chiangd4022822016-11-02 18:30:25 -0700463 int mi_row;
464 int mi_col;
465#endif
Yue Chen69f18e12016-09-08 14:48:15 -0700466#if CONFIG_WARPED_MOTION
467 int num_proj_ref[2];
468 WarpedMotionParams wm_params[2];
469#endif // CONFIG_WARPED_MOTION
Ryan Lei9b02b0e2017-01-30 15:52:20 -0800470
Luc Trudeauf5334002017-04-25 12:21:26 -0400471#if CONFIG_CFL
472 // Index of the alpha Cb and alpha Cr combination
Luc Trudeaua9bd85f2017-05-11 14:37:56 -0400473 int cfl_alpha_idx;
David Michael Barrf6eaa152017-07-19 19:42:28 +0900474 // Joint sign of alpha Cb and alpha Cr
475 int cfl_alpha_signs;
Luc Trudeauf5334002017-04-25 12:21:26 -0400476#endif
477
Ryan Lei9b02b0e2017-01-30 15:52:20 -0800478 BOUNDARY_TYPE boundary_info;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700479} MB_MODE_INFO;
480
481typedef struct MODE_INFO {
482 MB_MODE_INFO mbmi;
483 b_mode_info bmi[4];
484} MODE_INFO;
485
Alex Converse28744302017-04-13 14:46:22 -0700486#if CONFIG_INTRABC
487static INLINE int is_intrabc_block(const MB_MODE_INFO *mbmi) {
488 return mbmi->use_intrabc;
489}
490#endif
491
Yaowu Xuc27fc142016-08-22 16:08:15 -0700492static INLINE PREDICTION_MODE get_y_mode(const MODE_INFO *mi, int block) {
Jingning Hand7d20472016-12-14 11:13:48 -0800493#if CONFIG_CB4X4
494 (void)block;
495 return mi->mbmi.mode;
496#else
Yaowu Xuc27fc142016-08-22 16:08:15 -0700497 return mi->mbmi.sb_type < BLOCK_8X8 ? mi->bmi[block].as_mode : mi->mbmi.mode;
Jingning Hand7d20472016-12-14 11:13:48 -0800498#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700499}
500
Luc Trudeaud6d9eee2017-07-12 12:36:50 -0400501#if CONFIG_CFL
502static INLINE PREDICTION_MODE get_uv_mode(UV_PREDICTION_MODE mode) {
503 static const PREDICTION_MODE uv2y[UV_INTRA_MODES] = {
504 DC_PRED, // UV_DC_PRED
505 V_PRED, // UV_V_PRED
506 H_PRED, // UV_H_PRED
507 D45_PRED, // UV_D45_PRED
508 D135_PRED, // UV_D135_PRED
509 D117_PRED, // UV_D117_PRED
510 D153_PRED, // UV_D153_PRED
511 D207_PRED, // UV_D207_PRED
512 D63_PRED, // UV_D63_PRED
513#if CONFIG_ALT_INTRA
514 SMOOTH_PRED, // UV_SMOOTH_PRED
515#if CONFIG_SMOOTH_HV
516 SMOOTH_V_PRED, // UV_SMOOTH_V_PRED
517 SMOOTH_H_PRED, // UV_SMOOTH_H_PRED
518#endif // CONFIG_SMOOTH_HV
519#endif // CONFIG_ALT_INTRA
520 TM_PRED, // UV_TM_PRED
Luc Trudeau6e1cd782017-06-21 13:52:36 -0400521 DC_PRED, // CFL_PRED
Luc Trudeaud6d9eee2017-07-12 12:36:50 -0400522 };
523 return uv2y[mode];
524}
525#else
526static INLINE PREDICTION_MODE get_uv_mode(PREDICTION_MODE mode) { return mode; }
527#endif // CONFIG_CFL
528
Yaowu Xuc27fc142016-08-22 16:08:15 -0700529static INLINE int is_inter_block(const MB_MODE_INFO *mbmi) {
Alex Converse28744302017-04-13 14:46:22 -0700530#if CONFIG_INTRABC
531 if (is_intrabc_block(mbmi)) return 1;
532#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700533 return mbmi->ref_frame[0] > INTRA_FRAME;
534}
535
536static INLINE int has_second_ref(const MB_MODE_INFO *mbmi) {
537 return mbmi->ref_frame[1] > INTRA_FRAME;
538}
539
Zoe Liuc082bbc2017-05-17 13:31:37 -0700540#if CONFIG_EXT_COMP_REFS
541static INLINE int has_uni_comp_refs(const MB_MODE_INFO *mbmi) {
542 return has_second_ref(mbmi) && (!((mbmi->ref_frame[0] >= BWDREF_FRAME) ^
543 (mbmi->ref_frame[1] >= BWDREF_FRAME)));
544}
545
546static INLINE MV_REFERENCE_FRAME comp_ref0(int ref_idx) {
547 static const MV_REFERENCE_FRAME lut[] = {
548 LAST_FRAME, // LAST_LAST2_FRAMES,
Zoe Liufcf5fa22017-06-26 16:00:38 -0700549 LAST_FRAME, // LAST_LAST3_FRAMES,
Zoe Liuc082bbc2017-05-17 13:31:37 -0700550 LAST_FRAME, // LAST_GOLDEN_FRAMES,
551 BWDREF_FRAME, // BWDREF_ALTREF_FRAMES,
552 };
553 assert(NELEMENTS(lut) == UNIDIR_COMP_REFS);
554 return lut[ref_idx];
555}
556
557static INLINE MV_REFERENCE_FRAME comp_ref1(int ref_idx) {
558 static const MV_REFERENCE_FRAME lut[] = {
559 LAST2_FRAME, // LAST_LAST2_FRAMES,
Zoe Liufcf5fa22017-06-26 16:00:38 -0700560 LAST3_FRAME, // LAST_LAST3_FRAMES,
Zoe Liuc082bbc2017-05-17 13:31:37 -0700561 GOLDEN_FRAME, // LAST_GOLDEN_FRAMES,
562 ALTREF_FRAME, // BWDREF_ALTREF_FRAMES,
563 };
564 assert(NELEMENTS(lut) == UNIDIR_COMP_REFS);
565 return lut[ref_idx];
566}
567#endif // CONFIG_EXT_COMP_REFS
568
Yaowu Xuf883b422016-08-30 14:01:10 -0700569PREDICTION_MODE av1_left_block_mode(const MODE_INFO *cur_mi,
570 const MODE_INFO *left_mi, int b);
Yaowu Xuc27fc142016-08-22 16:08:15 -0700571
Yaowu Xuf883b422016-08-30 14:01:10 -0700572PREDICTION_MODE av1_above_block_mode(const MODE_INFO *cur_mi,
573 const MODE_INFO *above_mi, int b);
Yaowu Xuc27fc142016-08-22 16:08:15 -0700574
Sarah Parker19234cc2017-03-10 16:43:25 -0800575#if CONFIG_GLOBAL_MOTION
576static INLINE int is_global_mv_block(const MODE_INFO *mi, int block,
577 TransformationType type) {
578 PREDICTION_MODE mode = get_y_mode(mi, block);
579#if GLOBAL_SUB8X8_USED
580 const int block_size_allowed = 1;
581#else
582 const BLOCK_SIZE bsize = mi->mbmi.sb_type;
583 const int block_size_allowed = (bsize >= BLOCK_8X8);
584#endif // GLOBAL_SUB8X8_USED
585#if CONFIG_EXT_INTER
586 return (mode == ZEROMV || mode == ZERO_ZEROMV) && type > TRANSLATION &&
587 block_size_allowed;
588#else
589 return mode == ZEROMV && type > TRANSLATION && block_size_allowed;
590#endif // CONFIG_EXT_INTER
591}
592#endif // CONFIG_GLOBAL_MOTION
593
Yaowu Xuc27fc142016-08-22 16:08:15 -0700594enum mv_precision { MV_PRECISION_Q3, MV_PRECISION_Q4 };
595
596struct buf_2d {
597 uint8_t *buf;
598 uint8_t *buf0;
599 int width;
600 int height;
601 int stride;
602};
603
604typedef struct macroblockd_plane {
605 tran_low_t *dqcoeff;
606 PLANE_TYPE plane_type;
607 int subsampling_x;
608 int subsampling_y;
609 struct buf_2d dst;
610 struct buf_2d pre[2];
611 ENTROPY_CONTEXT *above_context;
612 ENTROPY_CONTEXT *left_context;
613 int16_t seg_dequant[MAX_SEGMENTS][2];
614#if CONFIG_NEW_QUANT
clang-format67948d32016-09-07 22:40:40 -0700615 dequant_val_type_nuq seg_dequant_nuq[MAX_SEGMENTS][QUANT_PROFILES]
616 [COEF_BANDS];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700617#endif
Urvang Joshib100db72016-10-12 16:28:56 -0700618#if CONFIG_PALETTE
Yaowu Xuc27fc142016-08-22 16:08:15 -0700619 uint8_t *color_index_map;
Urvang Joshib100db72016-10-12 16:28:56 -0700620#endif // CONFIG_PALETTE
Yaowu Xuc27fc142016-08-22 16:08:15 -0700621
622 // number of 4x4s in current block
623 uint16_t n4_w, n4_h;
624 // log2 of n4_w, n4_h
625 uint8_t n4_wl, n4_hl;
Jingning Hanc47fe6c2016-10-21 16:40:47 -0700626 // block size in pixels
627 uint8_t width, height;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700628
629#if CONFIG_AOM_QM
Thomas Davies6675adf2017-05-04 17:39:21 +0100630 const qm_val_t *seg_iqmatrix[MAX_SEGMENTS][2][TX_SIZES_ALL];
631 const qm_val_t *seg_qmatrix[MAX_SEGMENTS][2][TX_SIZES_ALL];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700632#endif
633 // encoder
634 const int16_t *dequant;
635#if CONFIG_NEW_QUANT
636 const dequant_val_type_nuq *dequant_val_nuq[QUANT_PROFILES];
637#endif // CONFIG_NEW_QUANT
Yushin Cho77bba8d2016-11-04 16:36:56 -0700638
Yushin Chob7b60c52017-07-14 16:18:52 -0700639#if CONFIG_PVQ || CONFIG_DIST_8X8
Yushin Cho77bba8d2016-11-04 16:36:56 -0700640 DECLARE_ALIGNED(16, int16_t, pred[MAX_SB_SQUARE]);
Yushin Chob7b60c52017-07-14 16:18:52 -0700641#endif
642#if CONFIG_PVQ
Yushin Cho77bba8d2016-11-04 16:36:56 -0700643 // PVQ: forward transformed predicted image, a reference for PVQ.
644 tran_low_t *pvq_ref_coeff;
645#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700646} MACROBLOCKD_PLANE;
647
Jingning Han3468df12016-12-05 17:53:16 -0800648#define BLOCK_OFFSET(x, i) \
649 ((x) + (i) * (1 << (tx_size_wide_log2[0] + tx_size_high_log2[0])))
Yaowu Xuc27fc142016-08-22 16:08:15 -0700650
651typedef struct RefBuffer {
Yaowu Xuc27fc142016-08-22 16:08:15 -0700652 int idx;
653 YV12_BUFFER_CONFIG *buf;
654 struct scale_factors sf;
Zoe Liu7b1ec7a2017-05-24 22:28:24 -0700655#if CONFIG_VAR_REFS
Zoe Liu7b1ec7a2017-05-24 22:28:24 -0700656 int is_valid;
657#endif // CONFIG_VAR_REFS
Yaowu Xuc27fc142016-08-22 16:08:15 -0700658} RefBuffer;
659
Yi Luo2ab63cb2017-05-11 16:44:22 -0700660#if CONFIG_ADAPT_SCAN
661typedef int16_t EobThresholdMD[TX_TYPES][EOB_THRESHOLD_NUM];
662#endif
Luc Trudeauf8164152017-04-11 16:20:51 -0400663
Yaowu Xuc27fc142016-08-22 16:08:15 -0700664typedef struct macroblockd {
665 struct macroblockd_plane plane[MAX_MB_PLANE];
666 uint8_t bmode_blocks_wl;
667 uint8_t bmode_blocks_hl;
668
669 FRAME_COUNTS *counts;
670 TileInfo tile;
671
672 int mi_stride;
673
674 MODE_INFO **mi;
675 MODE_INFO *left_mi;
676 MODE_INFO *above_mi;
677 MB_MODE_INFO *left_mbmi;
678 MB_MODE_INFO *above_mbmi;
679
680 int up_available;
681 int left_available;
Jingning Han3da18d62017-05-02 12:43:58 -0700682#if CONFIG_CHROMA_SUB8X8
683 int chroma_up_available;
684 int chroma_left_available;
685#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700686
Yaowu Xuf883b422016-08-30 14:01:10 -0700687 const aom_prob (*partition_probs)[PARTITION_TYPES - 1];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700688
689 /* Distance of MB away from frame edges */
690 int mb_to_left_edge;
691 int mb_to_right_edge;
692 int mb_to_top_edge;
693 int mb_to_bottom_edge;
694
695 FRAME_CONTEXT *fc;
696
697 /* pointers to reference frames */
Urvang Joshi52648442016-10-13 17:27:51 -0700698 const RefBuffer *block_refs[2];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700699
700 /* pointer to current frame */
701 const YV12_BUFFER_CONFIG *cur_buf;
702
Alex Conversee816b312017-05-01 09:51:24 -0700703#if CONFIG_INTRABC
704 /* Scale of the current frame with respect to itself */
705 struct scale_factors sf_identity;
706#endif
707
Yaowu Xuc27fc142016-08-22 16:08:15 -0700708 ENTROPY_CONTEXT *above_context[MAX_MB_PLANE];
709 ENTROPY_CONTEXT left_context[MAX_MB_PLANE][2 * MAX_MIB_SIZE];
710
711 PARTITION_CONTEXT *above_seg_context;
712 PARTITION_CONTEXT left_seg_context[MAX_MIB_SIZE];
713
714#if CONFIG_VAR_TX
715 TXFM_CONTEXT *above_txfm_context;
716 TXFM_CONTEXT *left_txfm_context;
Jingning Han331662e2017-05-30 17:03:32 -0700717 TXFM_CONTEXT left_txfm_context_buffer[2 * MAX_MIB_SIZE];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700718
719 TX_SIZE max_tx_size;
720#if CONFIG_SUPERTX
721 TX_SIZE supertx_size;
722#endif
723#endif
724
Jingning Hanff6ee6a2016-12-07 09:55:21 -0800725 // block dimension in the unit of mode_info.
Yaowu Xuc27fc142016-08-22 16:08:15 -0700726 uint8_t n8_w, n8_h;
727
Yaowu Xuc27fc142016-08-22 16:08:15 -0700728 uint8_t ref_mv_count[MODE_CTX_REF_FRAMES];
729 CANDIDATE_MV ref_mv_stack[MODE_CTX_REF_FRAMES][MAX_REF_MV_STACK_SIZE];
730 uint8_t is_sec_rect;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700731
Yushin Cho77bba8d2016-11-04 16:36:56 -0700732#if CONFIG_PVQ
733 daala_dec_ctx daala_dec;
734#endif
Thomas Daviesf77d4ad2017-01-10 18:55:42 +0000735 FRAME_CONTEXT *tile_ctx;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700736 /* Bit depth: 8, 10, 12 */
737 int bd;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700738
Debargha Mukherjee3c42c092016-09-29 09:17:36 -0700739 int qindex[MAX_SEGMENTS];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700740 int lossless[MAX_SEGMENTS];
741 int corrupted;
742
Yaowu Xuf883b422016-08-30 14:01:10 -0700743 struct aom_internal_error_info *error_info;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700744#if CONFIG_GLOBAL_MOTION
David Barkercf3d0b02016-11-10 10:14:49 +0000745 WarpedMotionParams *global_motion;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700746#endif // CONFIG_GLOBAL_MOTION
Arild Fuldseth07441162016-08-15 15:07:52 +0200747#if CONFIG_DELTA_Q
748 int prev_qindex;
749 int delta_qindex;
750 int current_qindex;
Fangwen Fu231fe422017-04-24 17:52:29 -0700751#if CONFIG_EXT_DELTA_Q
752 // Since actual frame level loop filtering level value is not available
753 // at the beginning of the tile (only available during actual filtering)
754 // at encoder side.we record the delta_lf (against the frame level loop
755 // filtering level) and code the delta between previous superblock's delta
756 // lf and current delta lf. It is equivalent to the delta between previous
757 // superblock's actual lf and current lf.
758 int prev_delta_lf_from_base;
759 int current_delta_lf_from_base;
760#endif
Arild Fuldseth07441162016-08-15 15:07:52 +0200761#endif
Yi Luof8e87b42017-04-14 17:20:27 -0700762#if CONFIG_ADAPT_SCAN
763 const EobThresholdMD *eob_threshold_md;
764#endif
Luc Trudeauf8164152017-04-11 16:20:51 -0400765
Sarah Parker2d0e9b72017-05-04 01:34:16 +0000766#if CONFIG_EXT_INTER && CONFIG_COMPOUND_SEGMENT
767 DECLARE_ALIGNED(16, uint8_t, seg_mask[2 * MAX_SB_SQUARE]);
768#endif // CONFIG_EXT_INTER && CONFIG_COMPOUND_SEGMENT
769
Luc Trudeauf8164152017-04-11 16:20:51 -0400770#if CONFIG_CFL
771 CFL_CTX *cfl;
772#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -0700773} MACROBLOCKD;
774
Yi Luo51281092017-06-26 16:36:15 -0700775static INLINE int get_bitdepth_data_path_index(const MACROBLOCKD *xd) {
776 return xd->cur_buf->flags & YV12_FLAG_HIGHBITDEPTH ? 1 : 0;
777}
778
Yaowu Xuc27fc142016-08-22 16:08:15 -0700779static INLINE BLOCK_SIZE get_subsize(BLOCK_SIZE bsize,
780 PARTITION_TYPE partition) {
781 if (partition == PARTITION_INVALID)
Urvang Joshicb586f32016-09-20 11:36:33 -0700782 return BLOCK_INVALID;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700783 else
784 return subsize_lookup[partition][bsize];
785}
786
787static const TX_TYPE intra_mode_to_tx_type_context[INTRA_MODES] = {
788 DCT_DCT, // DC
789 ADST_DCT, // V
790 DCT_ADST, // H
791 DCT_DCT, // D45
792 ADST_ADST, // D135
793 ADST_DCT, // D117
794 DCT_ADST, // D153
795 DCT_ADST, // D207
796 ADST_DCT, // D63
Urvang Joshi6be4a542016-11-03 15:24:05 -0700797#if CONFIG_ALT_INTRA
798 ADST_ADST, // SMOOTH
Urvang Joshie6ca8e82017-03-15 14:57:41 -0700799#if CONFIG_SMOOTH_HV
800 ADST_DCT, // SMOOTH_V
801 DCT_ADST, // SMOOTH_H
802#endif // CONFIG_SMOOTH_HV
Urvang Joshi6be4a542016-11-03 15:24:05 -0700803#endif // CONFIG_ALT_INTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -0700804 ADST_ADST, // TM
805};
806
807#if CONFIG_SUPERTX
808static INLINE int supertx_enabled(const MB_MODE_INFO *mbmi) {
Jingning Han93531242016-12-20 11:54:36 -0800809 TX_SIZE max_tx_size = txsize_sqr_map[mbmi->tx_size];
810 return tx_size_wide[max_tx_size] >
811 AOMMIN(block_size_wide[mbmi->sb_type], block_size_high[mbmi->sb_type]);
Yaowu Xuc27fc142016-08-22 16:08:15 -0700812}
813#endif // CONFIG_SUPERTX
814
Jingning Hanb83e64b2017-03-01 14:52:04 -0800815#define USE_TXTYPE_SEARCH_FOR_SUB8X8_IN_CB4X4 1
Debargha Mukherjee5a488a62016-11-22 22:24:10 -0800816
Sarah Parker076437f2017-03-14 17:39:53 -0700817#if CONFIG_RECT_TX
Sarah Parker076437f2017-03-14 17:39:53 -0700818static INLINE int is_rect_tx(TX_SIZE tx_size) { return tx_size >= TX_SIZES; }
819#endif // CONFIG_RECT_TX
820
Sarah Parker2e08d962017-08-01 19:51:20 -0700821#if CONFIG_MRC_TX
822#define USE_MRC_INTRA 0
823#define USE_MRC_INTER 1
824#endif // CONFIG_MRC_TX
825
Jingning Hanb83e64b2017-03-01 14:52:04 -0800826#if CONFIG_EXT_TX
Yaowu Xuc27fc142016-08-22 16:08:15 -0700827#define ALLOW_INTRA_EXT_TX 1
Yaowu Xuc27fc142016-08-22 16:08:15 -0700828
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800829typedef enum {
830 // DCT only
831 EXT_TX_SET_DCTONLY = 0,
832 // DCT + Identity only
Sarah Parker53f93db2017-07-11 17:20:04 -0700833 EXT_TX_SET_DCT_IDTX,
834#if CONFIG_MRC_TX
835 // DCT + MRC_DCT
836 EXT_TX_SET_MRC_DCT,
837 // DCT + MRC_DCT + IDTX
838 EXT_TX_SET_MRC_DCT_IDTX,
839#endif // CONFIG_MRC_TX
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800840 // Discrete Trig transforms w/o flip (4) + Identity (1)
Sarah Parker53f93db2017-07-11 17:20:04 -0700841 EXT_TX_SET_DTT4_IDTX,
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800842 // Discrete Trig transforms w/o flip (4) + Identity (1) + 1D Hor/vert DCT (2)
Sarah Parker53f93db2017-07-11 17:20:04 -0700843 EXT_TX_SET_DTT4_IDTX_1DDCT,
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800844 // Discrete Trig transforms w/ flip (9) + Identity (1) + 1D Hor/Ver DCT (2)
Sarah Parker53f93db2017-07-11 17:20:04 -0700845 EXT_TX_SET_DTT9_IDTX_1DDCT,
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800846 // Discrete Trig transforms w/ flip (9) + Identity (1) + 1D Hor/Ver (6)
Sarah Parker53f93db2017-07-11 17:20:04 -0700847 EXT_TX_SET_ALL16,
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800848 EXT_TX_SET_TYPES
849} TxSetType;
Yaowu Xuc27fc142016-08-22 16:08:15 -0700850
Sarah Parker53f93db2017-07-11 17:20:04 -0700851#if CONFIG_MRC_TX
852// Number of transform types in each set type
853static const int num_ext_tx_set[EXT_TX_SET_TYPES] = {
854 1, 2, 2, 3, 5, 7, 12, 16
855};
856
857// Maps intra set index to the set type
858static const int ext_tx_set_type_intra[EXT_TX_SETS_INTRA] = {
859 EXT_TX_SET_DCTONLY, EXT_TX_SET_DTT4_IDTX_1DDCT, EXT_TX_SET_DTT4_IDTX,
860 EXT_TX_SET_MRC_DCT
861};
862
863// Maps inter set index to the set type
864static const int ext_tx_set_type_inter[EXT_TX_SETS_INTER] = {
865 EXT_TX_SET_DCTONLY, EXT_TX_SET_ALL16, EXT_TX_SET_DTT9_IDTX_1DDCT,
866 EXT_TX_SET_DCT_IDTX, EXT_TX_SET_MRC_DCT_IDTX
867};
868
869// Maps set types above to the indices used for intra
870static const int ext_tx_set_index_intra[EXT_TX_SET_TYPES] = { 0, -1, 3, -1,
871 2, 1, -1, -1 };
872
873// Maps set types above to the indices used for inter
874static const int ext_tx_set_index_inter[EXT_TX_SET_TYPES] = { 0, 3, -1, 4,
875 -1, -1, 2, 1 };
876#else // CONFIG_MRC_TX
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800877// Number of transform types in each set type
878static const int num_ext_tx_set[EXT_TX_SET_TYPES] = { 1, 2, 5, 7, 12, 16 };
879
880// Maps intra set index to the set type
881static const int ext_tx_set_type_intra[EXT_TX_SETS_INTRA] = {
882 EXT_TX_SET_DCTONLY, EXT_TX_SET_DTT4_IDTX_1DDCT, EXT_TX_SET_DTT4_IDTX
883};
884
885// Maps inter set index to the set type
886static const int ext_tx_set_type_inter[EXT_TX_SETS_INTER] = {
887 EXT_TX_SET_DCTONLY, EXT_TX_SET_ALL16, EXT_TX_SET_DTT9_IDTX_1DDCT,
888 EXT_TX_SET_DCT_IDTX
889};
890
891// Maps set types above to the indices used for intra
892static const int ext_tx_set_index_intra[EXT_TX_SET_TYPES] = { 0, -1, 2,
893 1, -1, -1 };
894
895// Maps set types above to the indices used for inter
896static const int ext_tx_set_index_inter[EXT_TX_SET_TYPES] = {
897 0, 3, -1, -1, 2, 1
898};
Sarah Parker53f93db2017-07-11 17:20:04 -0700899#endif // CONFIG_MRC_TX
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800900
901static INLINE TxSetType get_ext_tx_set_type(TX_SIZE tx_size, BLOCK_SIZE bs,
Sarah Parker5effe3f2017-02-23 12:49:10 -0800902 int is_inter, int use_reduced_set) {
Yue Chen56e226e2017-05-02 16:21:40 -0700903 const TX_SIZE tx_size_sqr_up = txsize_sqr_up_map[tx_size];
904 const TX_SIZE tx_size_sqr = txsize_sqr_map[tx_size];
Debargha Mukherjee094c9432017-02-22 10:31:25 -0800905#if CONFIG_CB4X4 && USE_TXTYPE_SEARCH_FOR_SUB8X8_IN_CB4X4
Jingning Han1a00cff2016-12-28 14:53:14 -0800906 (void)bs;
Yue Chen56e226e2017-05-02 16:21:40 -0700907 if (tx_size_sqr > TX_32X32) return EXT_TX_SET_DCTONLY;
Jingning Han1a00cff2016-12-28 14:53:14 -0800908#else
Yue Chen56e226e2017-05-02 16:21:40 -0700909 if (tx_size_sqr > TX_32X32 || bs < BLOCK_8X8) return EXT_TX_SET_DCTONLY;
Jingning Han1a00cff2016-12-28 14:53:14 -0800910#endif
Sarah Parker5effe3f2017-02-23 12:49:10 -0800911 if (use_reduced_set)
912 return is_inter ? EXT_TX_SET_DCT_IDTX : EXT_TX_SET_DTT4_IDTX;
Sarah Parker53f93db2017-07-11 17:20:04 -0700913#if CONFIG_MRC_TX
Sarah Parker2e08d962017-08-01 19:51:20 -0700914 if (tx_size == TX_32X32) {
915 if (is_inter && USE_MRC_INTER)
916 return EXT_TX_SET_MRC_DCT_IDTX;
917 else if (!is_inter && USE_MRC_INTRA)
918 return EXT_TX_SET_MRC_DCT;
919 }
Sarah Parker53f93db2017-07-11 17:20:04 -0700920#endif // CONFIG_MRC_TX
Yue Chen56e226e2017-05-02 16:21:40 -0700921 if (tx_size_sqr_up == TX_32X32)
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800922 return is_inter ? EXT_TX_SET_DCT_IDTX : EXT_TX_SET_DCTONLY;
923 if (is_inter)
Yue Chen56e226e2017-05-02 16:21:40 -0700924 return (tx_size_sqr == TX_16X16 ? EXT_TX_SET_DTT9_IDTX_1DDCT
925 : EXT_TX_SET_ALL16);
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800926 else
Yue Chen56e226e2017-05-02 16:21:40 -0700927 return (tx_size_sqr == TX_16X16 ? EXT_TX_SET_DTT4_IDTX
928 : EXT_TX_SET_DTT4_IDTX_1DDCT);
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800929}
930
931static INLINE int get_ext_tx_set(TX_SIZE tx_size, BLOCK_SIZE bs, int is_inter,
Sarah Parker5effe3f2017-02-23 12:49:10 -0800932 int use_reduced_set) {
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800933 const TxSetType set_type =
Sarah Parker5effe3f2017-02-23 12:49:10 -0800934 get_ext_tx_set_type(tx_size, bs, is_inter, use_reduced_set);
Debargha Mukherjee08542b92017-02-21 01:08:14 -0800935 return is_inter ? ext_tx_set_index_inter[set_type]
936 : ext_tx_set_index_intra[set_type];
Yaowu Xuc27fc142016-08-22 16:08:15 -0700937}
938
Sarah Parker53f93db2017-07-11 17:20:04 -0700939#if CONFIG_MRC_TX
940static const int use_intra_ext_tx_for_txsize[EXT_TX_SETS_INTRA][EXT_TX_SIZES] =
941 {
942#if CONFIG_CHROMA_2X2
943 { 1, 1, 1, 1, 1 }, // unused
944 { 0, 1, 1, 0, 0 },
945 { 0, 0, 0, 1, 0 },
946 { 0, 0, 0, 0, 1 },
947#else
948 { 1, 1, 1, 1 }, // unused
949 { 1, 1, 0, 0 },
950 { 0, 0, 1, 0 },
951 { 0, 0, 0, 1 },
952#endif // CONFIG_CHROMA_2X2
953 };
954
955static const int use_inter_ext_tx_for_txsize[EXT_TX_SETS_INTER][EXT_TX_SIZES] =
956 {
957#if CONFIG_CHROMA_2X2
958 { 1, 1, 1, 1, 1 }, // unused
959 { 0, 1, 1, 0, 0 }, { 0, 0, 0, 1, 0 },
960 { 0, 0, 0, 0, 1 }, { 0, 0, 0, 0, 1 },
961#else
962 { 1, 1, 1, 1 }, // unused
963 { 1, 1, 0, 0 }, { 0, 0, 1, 0 }, { 0, 0, 0, 1 }, { 0, 0, 0, 1 },
964#endif // CONFIG_CHROMA_2X2
965 };
966
967// Transform types used in each intra set
968static const int ext_tx_used_intra[EXT_TX_SETS_INTRA][TX_TYPES] = {
969 { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
970 { 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0 },
971 { 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0 },
972 { 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1 },
973};
974
975// Numbers of transform types used in each intra set
976static const int ext_tx_cnt_intra[EXT_TX_SETS_INTRA] = { 1, 7, 5, 2 };
977
978// Transform types used in each inter set
979static const int ext_tx_used_inter[EXT_TX_SETS_INTER][TX_TYPES] = {
980 { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
981 { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0 },
982 { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0 },
983 { 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0 },
984 { 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1 },
985};
986
987// Numbers of transform types used in each inter set
988static const int ext_tx_cnt_inter[EXT_TX_SETS_INTER] = { 1, 16, 12, 2, 3 };
989
990// 1D Transforms used in inter set, this needs to be changed if
991// ext_tx_used_inter is changed
992static const int ext_tx_used_inter_1D[EXT_TX_SETS_INTER][TX_TYPES_1D] = {
993 { 1, 0, 0, 0 }, { 1, 1, 1, 1 }, { 1, 1, 1, 1 }, { 1, 0, 0, 1 }, { 1, 0, 0, 1 }
994};
995#else // CONFIG_MRC_TX
clang-format55ce9e02017-02-15 22:27:12 -0800996static const int use_intra_ext_tx_for_txsize[EXT_TX_SETS_INTRA][EXT_TX_SIZES] =
997 {
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -0700998#if CONFIG_CHROMA_2X2
clang-format55ce9e02017-02-15 22:27:12 -0800999 { 1, 1, 1, 1, 1 }, // unused
1000 { 0, 1, 1, 0, 0 },
1001 { 0, 0, 0, 1, 0 },
Jingning Han1a00cff2016-12-28 14:53:14 -08001002#else
clang-format55ce9e02017-02-15 22:27:12 -08001003 { 1, 1, 1, 1 }, // unused
1004 { 1, 1, 0, 0 },
1005 { 0, 0, 1, 0 },
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -07001006#endif // CONFIG_CHROMA_2X2
clang-format55ce9e02017-02-15 22:27:12 -08001007 };
Yaowu Xuc27fc142016-08-22 16:08:15 -07001008
clang-format55ce9e02017-02-15 22:27:12 -08001009static const int use_inter_ext_tx_for_txsize[EXT_TX_SETS_INTER][EXT_TX_SIZES] =
1010 {
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -07001011#if CONFIG_CHROMA_2X2
clang-format55ce9e02017-02-15 22:27:12 -08001012 { 1, 1, 1, 1, 1 }, // unused
1013 { 0, 1, 1, 0, 0 },
1014 { 0, 0, 0, 1, 0 },
1015 { 0, 0, 0, 0, 1 },
Jingning Han1a00cff2016-12-28 14:53:14 -08001016#else
clang-format55ce9e02017-02-15 22:27:12 -08001017 { 1, 1, 1, 1 }, // unused
1018 { 1, 1, 0, 0 },
1019 { 0, 0, 1, 0 },
1020 { 0, 0, 0, 1 },
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -07001021#endif // CONFIG_CHROMA_2X2
clang-format55ce9e02017-02-15 22:27:12 -08001022 };
Yaowu Xuc27fc142016-08-22 16:08:15 -07001023
1024// Transform types used in each intra set
1025static const int ext_tx_used_intra[EXT_TX_SETS_INTRA][TX_TYPES] = {
1026 { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
1027 { 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0 },
1028 { 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0 },
1029};
1030
Thomas Daviesb1bedf52017-03-17 14:03:28 +00001031// Numbers of transform types used in each intra set
1032static const int ext_tx_cnt_intra[EXT_TX_SETS_INTRA] = { 1, 7, 5 };
1033
Yaowu Xuc27fc142016-08-22 16:08:15 -07001034// Transform types used in each inter set
1035static const int ext_tx_used_inter[EXT_TX_SETS_INTER][TX_TYPES] = {
1036 { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
1037 { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 },
1038 { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0 },
1039 { 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0 },
1040};
1041
Thomas Daviesb1bedf52017-03-17 14:03:28 +00001042// Numbers of transform types used in each inter set
1043static const int ext_tx_cnt_inter[EXT_TX_SETS_INTER] = { 1, 16, 12, 2 };
1044
Yaowu Xuc27fc142016-08-22 16:08:15 -07001045// 1D Transforms used in inter set, this needs to be changed if
1046// ext_tx_used_inter is changed
1047static const int ext_tx_used_inter_1D[EXT_TX_SETS_INTER][TX_TYPES_1D] = {
1048 { 1, 0, 0, 0 }, { 1, 1, 1, 1 }, { 1, 1, 1, 1 }, { 1, 0, 0, 1 },
1049};
Sarah Parker53f93db2017-07-11 17:20:04 -07001050#endif // CONFIG_MRC_TX
Yaowu Xuc27fc142016-08-22 16:08:15 -07001051
Sarah Parkere68a3e42017-02-16 14:03:24 -08001052static INLINE int get_ext_tx_types(TX_SIZE tx_size, BLOCK_SIZE bs, int is_inter,
Sarah Parker5effe3f2017-02-23 12:49:10 -08001053 int use_reduced_set) {
1054 const int set_type =
1055 get_ext_tx_set_type(tx_size, bs, is_inter, use_reduced_set);
Debargha Mukherjee08542b92017-02-21 01:08:14 -08001056 return num_ext_tx_set[set_type];
Yaowu Xuc27fc142016-08-22 16:08:15 -07001057}
1058
1059#if CONFIG_RECT_TX
1060static INLINE int is_rect_tx_allowed_bsize(BLOCK_SIZE bsize) {
Rupert Swarbrick93c39e92017-07-12 11:11:02 +01001061 static const char LUT[BLOCK_SIZES_ALL] = {
Timothy B. Terriberry81ec2612017-04-26 16:53:47 -07001062#if CONFIG_CHROMA_2X2 || CONFIG_CHROMA_SUB8X8
Jingning Hanf4e097b2017-01-20 09:23:58 -08001063 0, // BLOCK_2X2
1064 0, // BLOCK_2X4
1065 0, // BLOCK_4X2
1066#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -07001067 0, // BLOCK_4X4
1068 1, // BLOCK_4X8
1069 1, // BLOCK_8X4
1070 0, // BLOCK_8X8
1071 1, // BLOCK_8X16
1072 1, // BLOCK_16X8
1073 0, // BLOCK_16X16
1074 1, // BLOCK_16X32
1075 1, // BLOCK_32X16
1076 0, // BLOCK_32X32
1077 0, // BLOCK_32X64
1078 0, // BLOCK_64X32
1079 0, // BLOCK_64X64
1080#if CONFIG_EXT_PARTITION
1081 0, // BLOCK_64X128
1082 0, // BLOCK_128X64
1083 0, // BLOCK_128X128
1084#endif // CONFIG_EXT_PARTITION
Rupert Swarbrick93c39e92017-07-12 11:11:02 +01001085 0, // BLOCK_4X16
1086 0, // BLOCK_16X4
1087 0, // BLOCK_8X32
1088 0, // BLOCK_32X8
Yaowu Xuc27fc142016-08-22 16:08:15 -07001089 };
1090
1091 return LUT[bsize];
1092}
1093
Yue Chen49587a72016-09-28 17:09:47 -07001094static INLINE int is_rect_tx_allowed(const MACROBLOCKD *xd,
1095 const MB_MODE_INFO *mbmi) {
Urvang Joshifeb925f2016-12-05 10:37:29 -08001096 return is_rect_tx_allowed_bsize(mbmi->sb_type) &&
Yue Chen49587a72016-09-28 17:09:47 -07001097 !xd->lossless[mbmi->segment_id];
Yaowu Xuc27fc142016-08-22 16:08:15 -07001098}
Yue Chend6bdd462017-07-19 16:05:43 -07001099#endif // CONFIG_RECT_TX
1100#endif // CONFIG_EXT_TX
Yue Chen56e226e2017-05-02 16:21:40 -07001101
Yue Chend6bdd462017-07-19 16:05:43 -07001102#if CONFIG_RECT_TX_EXT && (CONFIG_EXT_TX || CONFIG_VAR_TX)
Yue Chen56e226e2017-05-02 16:21:40 -07001103static INLINE int is_quarter_tx_allowed_bsize(BLOCK_SIZE bsize) {
Rupert Swarbrick93c39e92017-07-12 11:11:02 +01001104 static const char LUT_QTTX[BLOCK_SIZES_ALL] = {
Timothy B. Terriberry81ec2612017-04-26 16:53:47 -07001105#if CONFIG_CHROMA_2X2 || CONFIG_CHROMA_SUB8X8
Yue Chen56e226e2017-05-02 16:21:40 -07001106 0, // BLOCK_2X2
1107 0, // BLOCK_2X4
1108 0, // BLOCK_4X2
1109#endif
1110 0, // BLOCK_4X4
1111 0, // BLOCK_4X8
1112 0, // BLOCK_8X4
1113 0, // BLOCK_8X8
1114 1, // BLOCK_8X16
1115 1, // BLOCK_16X8
1116 0, // BLOCK_16X16
1117 0, // BLOCK_16X32
1118 0, // BLOCK_32X16
1119 0, // BLOCK_32X32
1120 0, // BLOCK_32X64
1121 0, // BLOCK_64X32
1122 0, // BLOCK_64X64
1123#if CONFIG_EXT_PARTITION
1124 0, // BLOCK_64X128
1125 0, // BLOCK_128X64
1126 0, // BLOCK_128X128
1127#endif // CONFIG_EXT_PARTITION
Rupert Swarbrick93c39e92017-07-12 11:11:02 +01001128 0, // BLOCK_4X16
1129 0, // BLOCK_16X4
1130 0, // BLOCK_8X32
1131 0, // BLOCK_32X8
Yue Chen56e226e2017-05-02 16:21:40 -07001132 };
1133
1134 return LUT_QTTX[bsize];
1135}
1136
1137static INLINE int is_quarter_tx_allowed(const MACROBLOCKD *xd,
1138 const MB_MODE_INFO *mbmi,
1139 int is_inter) {
1140 return is_quarter_tx_allowed_bsize(mbmi->sb_type) && is_inter &&
1141 !xd->lossless[mbmi->segment_id];
1142}
Yue Chend6bdd462017-07-19 16:05:43 -07001143#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -07001144
1145static INLINE TX_SIZE tx_size_from_tx_mode(BLOCK_SIZE bsize, TX_MODE tx_mode,
1146 int is_inter) {
1147 const TX_SIZE largest_tx_size = tx_mode_to_biggest_tx_size[tx_mode];
Debargha Mukherjee428bbb22017-03-17 07:30:24 -07001148#if (CONFIG_VAR_TX || CONFIG_EXT_TX) && CONFIG_RECT_TX
Urvang Joshifeb925f2016-12-05 10:37:29 -08001149 const TX_SIZE max_rect_tx_size = max_txsize_rect_lookup[bsize];
Jingning Han70e5f3f2016-11-09 17:03:07 -08001150#else
Yaowu Xuc27fc142016-08-22 16:08:15 -07001151 const TX_SIZE max_tx_size = max_txsize_lookup[bsize];
Debargha Mukherjee428bbb22017-03-17 07:30:24 -07001152#endif // (CONFIG_VAR_TX || CONFIG_EXT_TX) && CONFIG_RECT_TX
Urvang Joshifeb925f2016-12-05 10:37:29 -08001153 (void)is_inter;
Debargha Mukherjee428bbb22017-03-17 07:30:24 -07001154#if CONFIG_VAR_TX && CONFIG_RECT_TX
Urvang Joshifeb925f2016-12-05 10:37:29 -08001155#if CONFIG_CB4X4
1156 if (bsize == BLOCK_4X4)
1157 return AOMMIN(max_txsize_lookup[bsize], largest_tx_size);
1158#else
1159 if (bsize < BLOCK_8X8)
1160 return AOMMIN(max_txsize_lookup[bsize], largest_tx_size);
Jingning Han70e5f3f2016-11-09 17:03:07 -08001161#endif
Urvang Joshifeb925f2016-12-05 10:37:29 -08001162 if (txsize_sqr_map[max_rect_tx_size] <= largest_tx_size)
1163 return max_rect_tx_size;
1164 else
1165 return largest_tx_size;
1166#elif CONFIG_EXT_TX && CONFIG_RECT_TX
1167 if (txsize_sqr_up_map[max_rect_tx_size] <= largest_tx_size) {
1168 return max_rect_tx_size;
Yaowu Xuc27fc142016-08-22 16:08:15 -07001169 } else {
Urvang Joshifeb925f2016-12-05 10:37:29 -08001170 return largest_tx_size;
Yaowu Xuc27fc142016-08-22 16:08:15 -07001171 }
1172#else
Yaowu Xuf883b422016-08-30 14:01:10 -07001173 return AOMMIN(max_tx_size, largest_tx_size);
Debargha Mukherjee428bbb22017-03-17 07:30:24 -07001174#endif // CONFIG_VAR_TX && CONFIG_RECT_TX
Yaowu Xuc27fc142016-08-22 16:08:15 -07001175}
1176
hui su5db97432016-10-14 16:10:14 -07001177#if CONFIG_EXT_INTRA
hui su0a6731f2017-04-26 15:23:47 -07001178#define MAX_ANGLE_DELTA 3
1179#define ANGLE_STEP 3
hui su5db97432016-10-14 16:10:14 -07001180extern const int16_t dr_intra_derivative[90];
hui su02c79742017-05-16 17:19:04 -07001181static const uint8_t mode_to_angle_map[] = {
hui su5db97432016-10-14 16:10:14 -07001182 0, 90, 180, 45, 135, 111, 157, 203, 67, 0,
hui su02c79742017-05-16 17:19:04 -07001183#if CONFIG_ALT_INTRA
1184 0,
1185#if CONFIG_SMOOTH_HV
1186 0, 0,
1187#endif // CONFIG_SMOOTH_HV
1188#endif // CONFIG_ALT_INTRA
hui su5db97432016-10-14 16:10:14 -07001189};
hui sueda3d762016-12-06 16:58:23 -08001190#if CONFIG_INTRA_INTERP
hui su5db97432016-10-14 16:10:14 -07001191// Returns whether filter selection is needed for a given
1192// intra prediction angle.
Yaowu Xuf883b422016-08-30 14:01:10 -07001193int av1_is_intra_filter_switchable(int angle);
hui sueda3d762016-12-06 16:58:23 -08001194#endif // CONFIG_INTRA_INTERP
Yaowu Xuc27fc142016-08-22 16:08:15 -07001195#endif // CONFIG_EXT_INTRA
1196
Monty Montgomerycb55dad2017-07-11 16:59:52 -04001197#if CONFIG_DCT_ONLY
1198#define FIXED_TX_TYPE 1
1199#else
Yaowu Xuc27fc142016-08-22 16:08:15 -07001200#define FIXED_TX_TYPE 0
Monty Montgomerycb55dad2017-07-11 16:59:52 -04001201#endif
Yaowu Xuc27fc142016-08-22 16:08:15 -07001202
Angie Chiang752ccce2017-04-09 13:41:13 -07001203// Converts block_index for given transform size to index of the block in raster
1204// order.
1205static INLINE int av1_block_index_to_raster_order(TX_SIZE tx_size,
1206 int block_idx) {
1207 // For transform size 4x8, the possible block_idx values are 0 & 2, because
1208 // block_idx values are incremented in steps of size 'tx_width_unit x
1209 // tx_height_unit'. But, for this transform size, block_idx = 2 corresponds to
1210 // block number 1 in raster order, inside an 8x8 MI block.
1211 // For any other transform size, the two indices are equivalent.
1212 return (tx_size == TX_4X8 && block_idx == 2) ? 1 : block_idx;
1213}
1214
1215// Inverse of above function.
1216// Note: only implemented for transform sizes 4x4, 4x8 and 8x4 right now.
1217static INLINE int av1_raster_order_to_block_index(TX_SIZE tx_size,
1218 int raster_order) {
1219 assert(tx_size == TX_4X4 || tx_size == TX_4X8 || tx_size == TX_8X4);
1220 // We ensure that block indices are 0 & 2 if tx size is 4x8 or 8x4.
1221 return (tx_size == TX_4X4) ? raster_order : (raster_order > 0) ? 2 : 0;
1222}
1223
Lester Lu708c1ec2017-06-14 14:54:49 -07001224#if CONFIG_DPCM_INTRA || CONFIG_LGT
1225static INLINE PREDICTION_MODE get_prediction_mode(const MODE_INFO *mi,
1226 int plane, TX_SIZE tx_size,
1227 int block_idx) {
1228 const MB_MODE_INFO *const mbmi = &mi->mbmi;
1229 if (is_inter_block(mbmi)) return mbmi->mode;
1230
1231 int block_raster_idx = av1_block_index_to_raster_order(tx_size, block_idx);
Luc Trudeaud6d9eee2017-07-12 12:36:50 -04001232 return (plane == PLANE_TYPE_Y) ? get_y_mode(mi, block_raster_idx)
1233 : get_uv_mode(mbmi->uv_mode);
Lester Lu708c1ec2017-06-14 14:54:49 -07001234}
1235#endif
1236
Yaowu Xuc27fc142016-08-22 16:08:15 -07001237static INLINE TX_TYPE get_default_tx_type(PLANE_TYPE plane_type,
1238 const MACROBLOCKD *xd, int block_idx,
1239 TX_SIZE tx_size) {
1240 const MB_MODE_INFO *const mbmi = &xd->mi[0]->mbmi;
1241
Monty Montgomerycb55dad2017-07-11 16:59:52 -04001242 if (CONFIG_DCT_ONLY || is_inter_block(mbmi) || plane_type != PLANE_TYPE_Y ||
Yaowu Xuc27fc142016-08-22 16:08:15 -07001243 xd->lossless[mbmi->segment_id] || tx_size >= TX_32X32)
1244 return DCT_DCT;
1245
1246 return intra_mode_to_tx_type_context[plane_type == PLANE_TYPE_Y
1247 ? get_y_mode(xd->mi[0], block_idx)
Luc Trudeaud6d9eee2017-07-12 12:36:50 -04001248 : get_uv_mode(mbmi->uv_mode)];
Yaowu Xuc27fc142016-08-22 16:08:15 -07001249}
1250
hui su45b64752017-07-12 16:54:35 -07001251static INLINE TX_TYPE av1_get_tx_type(PLANE_TYPE plane_type,
Jingning Han19b5c8f2017-07-06 15:10:12 -07001252 const MACROBLOCKD *xd, int blk_row,
1253 int blk_col, int block, TX_SIZE tx_size) {
Yaowu Xuc27fc142016-08-22 16:08:15 -07001254 const MODE_INFO *const mi = xd->mi[0];
1255 const MB_MODE_INFO *const mbmi = &mi->mbmi;
Jingning Han19b5c8f2017-07-06 15:10:12 -07001256 (void)blk_row;
1257 (void)blk_col;
Alex Conversedaa15e42017-05-02 14:27:16 -07001258#if CONFIG_INTRABC && (!CONFIG_EXT_TX || CONFIG_TXK_SEL)
1259 // TODO(aconverse@google.com): Handle INTRABC + EXT_TX + TXK_SEL
Alex Converse28744302017-04-13 14:46:22 -07001260 if (is_intrabc_block(mbmi)) return DCT_DCT;
Alex Conversedaa15e42017-05-02 14:27:16 -07001261#endif // CONFIG_INTRABC && (!CONFIG_EXT_TX || CONFIG_TXK_SEL)
hui su45b64752017-07-12 16:54:35 -07001262
1263#if CONFIG_TXK_SEL
1264 TX_TYPE tx_type;
Jingning Han19b5c8f2017-07-06 15:10:12 -07001265 if (xd->lossless[mbmi->segment_id] || txsize_sqr_map[tx_size] >= TX_32X32) {
hui su45b64752017-07-12 16:54:35 -07001266 tx_type = DCT_DCT;
1267 } else {
Jingning Han19b5c8f2017-07-06 15:10:12 -07001268 if (plane_type == PLANE_TYPE_Y)
1269 tx_type = mbmi->txk_type[(blk_row << 4) + blk_col];
1270 else if (is_inter_block(mbmi))
1271 tx_type = mbmi->txk_type[(blk_row << 5) + (blk_col << 1)];
1272 else
1273 tx_type = intra_mode_to_tx_type_context[mbmi->uv_mode];
hui su45b64752017-07-12 16:54:35 -07001274 }
1275 assert(tx_type >= DCT_DCT && tx_type < TX_TYPES);
1276 return tx_type;
1277#endif // CONFIG_TXK_SEL
1278
James Zern7cdaa602017-04-20 20:12:46 -07001279#if FIXED_TX_TYPE
Angie Chiangc2ebfbf2017-04-15 13:56:58 -07001280 const int block_raster_idx = av1_block_index_to_raster_order(tx_size, block);
James Zern7cdaa602017-04-20 20:12:46 -07001281 return get_default_tx_type(plane_type, xd, block_raster_idx, tx_size);
hui su45b64752017-07-12 16:54:35 -07001282#endif // FIXED_TX_TYPE
1283
1284#if CONFIG_EXT_TX
Sarah Parker53f93db2017-07-11 17:20:04 -07001285#if CONFIG_MRC_TX
1286 if (mbmi->tx_type == MRC_DCT) {
Sarah Parker2e08d962017-08-01 19:51:20 -07001287 assert(((is_inter_block(mbmi) && USE_MRC_INTER) ||
1288 (!is_inter_block(mbmi) && USE_MRC_INTRA)) &&
1289 "INVALID BLOCK TYPE FOR MRC_DCT");
Sarah Parker53f93db2017-07-11 17:20:04 -07001290 if (plane_type == PLANE_TYPE_Y) {
1291 assert(tx_size == TX_32X32);
1292 return mbmi->tx_type;
1293 }
1294 return DCT_DCT;
1295 }
1296#endif // CONFIG_MRC_TX
Yaowu Xuc27fc142016-08-22 16:08:15 -07001297 if (xd->lossless[mbmi->segment_id] || txsize_sqr_map[tx_size] > TX_32X32 ||
1298 (txsize_sqr_map[tx_size] >= TX_32X32 && !is_inter_block(mbmi)))
Yaowu Xuc27fc142016-08-22 16:08:15 -07001299 return DCT_DCT;
Jingning Han8260d8b2016-12-28 13:48:43 -08001300 if (mbmi->sb_type >= BLOCK_8X8 || CONFIG_CB4X4) {
Yaowu Xuc27fc142016-08-22 16:08:15 -07001301 if (plane_type == PLANE_TYPE_Y) {
1302#if !ALLOW_INTRA_EXT_TX
1303 if (is_inter_block(mbmi))
1304#endif // ALLOW_INTRA_EXT_TX
1305 return mbmi->tx_type;
1306 }
Jingning Han1a00cff2016-12-28 14:53:14 -08001307
1308 if (is_inter_block(mbmi)) {
1309// UV Inter only
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -07001310#if CONFIG_CHROMA_2X2
Jingning Han1a00cff2016-12-28 14:53:14 -08001311 if (tx_size < TX_4X4) return DCT_DCT;
1312#endif
Debargha Mukherjee5a488a62016-11-22 22:24:10 -08001313 return (mbmi->tx_type == IDTX && txsize_sqr_map[tx_size] >= TX_32X32)
Yaowu Xuc27fc142016-08-22 16:08:15 -07001314 ? DCT_DCT
1315 : mbmi->tx_type;
Jingning Han1a00cff2016-12-28 14:53:14 -08001316 }
Yaowu Xuc27fc142016-08-22 16:08:15 -07001317 }
1318
Jingning Han8260d8b2016-12-28 13:48:43 -08001319#if CONFIG_CB4X4
Thomas Daedeb7e72f32017-04-26 13:40:31 -07001320 (void)block;
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -07001321#if CONFIG_CHROMA_2X2
Jingning Han1a00cff2016-12-28 14:53:14 -08001322 if (tx_size < TX_4X4)
1323 return DCT_DCT;
1324 else
hui su45b64752017-07-12 16:54:35 -07001325#endif // CONFIG_CHROMA_2X2
Luc Trudeaud6d9eee2017-07-12 12:36:50 -04001326 return intra_mode_to_tx_type_context[get_uv_mode(mbmi->uv_mode)];
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -07001327#else // CONFIG_CB4X4
Yaowu Xuc27fc142016-08-22 16:08:15 -07001328 // Sub8x8-Inter/Intra OR UV-Intra
hui su45b64752017-07-12 16:54:35 -07001329 if (is_inter_block(mbmi)) { // Sub8x8-Inter
Yaowu Xuc27fc142016-08-22 16:08:15 -07001330 return DCT_DCT;
hui su45b64752017-07-12 16:54:35 -07001331 } else { // Sub8x8 Intra OR UV-Intra
1332 const int block_raster_idx =
1333 av1_block_index_to_raster_order(tx_size, block);
Yaowu Xuc27fc142016-08-22 16:08:15 -07001334 return intra_mode_to_tx_type_context[plane_type == PLANE_TYPE_Y
Angie Chiang752ccce2017-04-09 13:41:13 -07001335 ? get_y_mode(mi, block_raster_idx)
Luc Trudeaud6d9eee2017-07-12 12:36:50 -04001336 : get_uv_mode(mbmi->uv_mode)];
hui su45b64752017-07-12 16:54:35 -07001337 }
Thomas Daedeb7e72f32017-04-26 13:40:31 -07001338#endif // CONFIG_CB4X4
Yaowu Xuc27fc142016-08-22 16:08:15 -07001339#else // CONFIG_EXT_TX
Angie Chiang752ccce2017-04-09 13:41:13 -07001340 (void)block;
Sarah Parker53f93db2017-07-11 17:20:04 -07001341#if CONFIG_MRC_TX
1342 if (mbmi->tx_type == MRC_DCT) {
1343 if (plane_type == PLANE_TYPE_Y && !xd->lossless[mbmi->segment_id]) {
1344 assert(tx_size == TX_32X32);
1345 return mbmi->tx_type;
1346 }
1347 return DCT_DCT;
1348 }
1349#endif // CONFIG_MRC_TX
Yaowu Xuc27fc142016-08-22 16:08:15 -07001350 if (plane_type != PLANE_TYPE_Y || xd->lossless[mbmi->segment_id] ||
1351 txsize_sqr_map[tx_size] >= TX_32X32)
1352 return DCT_DCT;
1353 return mbmi->tx_type;
1354#endif // CONFIG_EXT_TX
1355}
1356
Yaowu Xuf883b422016-08-30 14:01:10 -07001357void av1_setup_block_planes(MACROBLOCKD *xd, int ss_x, int ss_y);
Yaowu Xuc27fc142016-08-22 16:08:15 -07001358
Yaowu Xu4ff59b52017-04-24 12:41:56 -07001359static INLINE int tx_size_to_depth(TX_SIZE tx_size) {
Timothy B. Terriberryfe0fb1d2017-05-18 12:15:16 -07001360 return (int)(tx_size - TX_SIZE_LUMA_MIN);
Jingning Han4e1737a2016-10-25 16:05:02 -07001361}
1362
Yaowu Xu4ff59b52017-04-24 12:41:56 -07001363static INLINE TX_SIZE depth_to_tx_size(int depth) {
Timothy B. Terriberryfe0fb1d2017-05-18 12:15:16 -07001364 return (TX_SIZE)(depth + TX_SIZE_LUMA_MIN);
Jingning Han4e1737a2016-10-25 16:05:02 -07001365}
1366
hui su0c6244b2017-07-12 17:11:43 -07001367static INLINE TX_SIZE av1_get_uv_tx_size(const MB_MODE_INFO *mbmi,
1368 const struct macroblockd_plane *pd) {
Timothy B. Terriberryfe67ed62017-04-26 16:53:47 -07001369#if CONFIG_CHROMA_2X2
Jingning Han93531242016-12-20 11:54:36 -08001370 assert(mbmi->tx_size > TX_2X2);
hui su0c6244b2017-07-12 17:11:43 -07001371#endif // CONFIG_CHROMA_2X2
Jingning Han93531242016-12-20 11:54:36 -08001372
Yaowu Xuc27fc142016-08-22 16:08:15 -07001373#if CONFIG_SUPERTX
1374 if (supertx_enabled(mbmi))
1375 return uvsupertx_size_lookup[txsize_sqr_map[mbmi->tx_size]]
1376 [pd->subsampling_x][pd->subsampling_y];
1377#endif // CONFIG_SUPERTX
Jingning Hancabd9892016-12-01 12:28:42 -08001378
hui su0c6244b2017-07-12 17:11:43 -07001379 const TX_SIZE uv_txsize =
1380 uv_txsize_lookup[mbmi->sb_type][mbmi->tx_size][pd->subsampling_x]
1381 [pd->subsampling_y];
Debargha Mukherjee2f123402016-08-30 17:43:38 -07001382 assert(uv_txsize != TX_INVALID);
1383 return uv_txsize;
Yaowu Xuc27fc142016-08-22 16:08:15 -07001384}
1385
hui su0c6244b2017-07-12 17:11:43 -07001386static INLINE TX_SIZE av1_get_tx_size(int plane, const MACROBLOCKD *xd) {
Angie Chiang80b82262017-02-24 11:39:47 -08001387 const MB_MODE_INFO *mbmi = &xd->mi[0]->mbmi;
hui su0c6244b2017-07-12 17:11:43 -07001388 if (plane == 0) return mbmi->tx_size;
Angie Chiang80b82262017-02-24 11:39:47 -08001389 const MACROBLOCKD_PLANE *pd = &xd->plane[plane];
hui su0c6244b2017-07-12 17:11:43 -07001390 return av1_get_uv_tx_size(mbmi, pd);
Angie Chiang80b82262017-02-24 11:39:47 -08001391}
1392
Yaowu Xuc27fc142016-08-22 16:08:15 -07001393static INLINE BLOCK_SIZE
1394get_plane_block_size(BLOCK_SIZE bsize, const struct macroblockd_plane *pd) {
1395 return ss_size_lookup[bsize][pd->subsampling_x][pd->subsampling_y];
1396}
1397
Timothy B. Terriberrya2d5cde2017-05-10 18:33:50 -07001398void av1_reset_skip_context(MACROBLOCKD *xd, int mi_row, int mi_col,
1399 BLOCK_SIZE bsize);
Yaowu Xuc27fc142016-08-22 16:08:15 -07001400
1401typedef void (*foreach_transformed_block_visitor)(int plane, int block,
1402 int blk_row, int blk_col,
1403 BLOCK_SIZE plane_bsize,
1404 TX_SIZE tx_size, void *arg);
1405
Yaowu Xuf883b422016-08-30 14:01:10 -07001406void av1_foreach_transformed_block_in_plane(
Yaowu Xuc27fc142016-08-22 16:08:15 -07001407 const MACROBLOCKD *const xd, BLOCK_SIZE bsize, int plane,
1408 foreach_transformed_block_visitor visit, void *arg);
1409
Angie Chiang0397eda2017-03-15 16:57:14 -07001410#if CONFIG_LV_MAP
1411void av1_foreach_transformed_block(const MACROBLOCKD *const xd,
Jingning Han94652b82017-04-04 09:45:02 -07001412 BLOCK_SIZE bsize, int mi_row, int mi_col,
Angie Chiang0397eda2017-03-15 16:57:14 -07001413 foreach_transformed_block_visitor visit,
1414 void *arg);
1415#endif
1416
iole moccagattaf25a4cf2016-11-11 23:57:57 -08001417#if CONFIG_COEF_INTERLEAVE
1418static INLINE int get_max_4x4_size(int num_4x4, int mb_to_edge,
1419 int subsampling) {
1420 return num_4x4 + (mb_to_edge >= 0 ? 0 : mb_to_edge >> (5 + subsampling));
1421}
1422
1423void av1_foreach_transformed_block_interleave(
1424 const MACROBLOCKD *const xd, BLOCK_SIZE bsize,
1425 foreach_transformed_block_visitor visit, void *arg);
1426#endif
1427
Yaowu Xuf883b422016-08-30 14:01:10 -07001428void av1_set_contexts(const MACROBLOCKD *xd, struct macroblockd_plane *pd,
Jingning Haneee43152016-12-05 09:58:45 -08001429 int plane, TX_SIZE tx_size, int has_eob, int aoff,
1430 int loff);
Yaowu Xuc27fc142016-08-22 16:08:15 -07001431
1432#if CONFIG_EXT_INTER
1433static INLINE int is_interintra_allowed_bsize(const BLOCK_SIZE bsize) {
Debargha Mukherjee37f6fe62017-02-10 21:44:13 -08001434#if CONFIG_INTERINTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -07001435 // TODO(debargha): Should this be bsize < BLOCK_LARGEST?
1436 return (bsize >= BLOCK_8X8) && (bsize < BLOCK_64X64);
Debargha Mukherjee37f6fe62017-02-10 21:44:13 -08001437#else
1438 (void)bsize;
1439 return 0;
1440#endif // CONFIG_INTERINTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -07001441}
1442
1443static INLINE int is_interintra_allowed_mode(const PREDICTION_MODE mode) {
Debargha Mukherjee37f6fe62017-02-10 21:44:13 -08001444#if CONFIG_INTERINTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -07001445 return (mode >= NEARESTMV) && (mode <= NEWMV);
Debargha Mukherjee37f6fe62017-02-10 21:44:13 -08001446#else
1447 (void)mode;
1448 return 0;
1449#endif // CONFIG_INTERINTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -07001450}
1451
1452static INLINE int is_interintra_allowed_ref(const MV_REFERENCE_FRAME rf[2]) {
Debargha Mukherjee37f6fe62017-02-10 21:44:13 -08001453#if CONFIG_INTERINTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -07001454 return (rf[0] > INTRA_FRAME) && (rf[1] <= INTRA_FRAME);
Debargha Mukherjee37f6fe62017-02-10 21:44:13 -08001455#else
1456 (void)rf;
1457 return 0;
1458#endif // CONFIG_INTERINTRA
Yaowu Xuc27fc142016-08-22 16:08:15 -07001459}
1460
1461static INLINE int is_interintra_allowed(const MB_MODE_INFO *mbmi) {
1462 return is_interintra_allowed_bsize(mbmi->sb_type) &&
1463 is_interintra_allowed_mode(mbmi->mode) &&
1464 is_interintra_allowed_ref(mbmi->ref_frame);
1465}
1466
Yaowu Xu4ff59b52017-04-24 12:41:56 -07001467static INLINE int is_interintra_allowed_bsize_group(int group) {
Yaowu Xuc27fc142016-08-22 16:08:15 -07001468 int i;
Rupert Swarbrick93c39e92017-07-12 11:11:02 +01001469 for (i = 0; i < BLOCK_SIZES_ALL; i++) {
Urvang Joshicb586f32016-09-20 11:36:33 -07001470 if (size_group_lookup[i] == group &&
1471 is_interintra_allowed_bsize((BLOCK_SIZE)i)) {
Yaowu Xuc27fc142016-08-22 16:08:15 -07001472 return 1;
Urvang Joshicb586f32016-09-20 11:36:33 -07001473 }
Yaowu Xuc27fc142016-08-22 16:08:15 -07001474 }
1475 return 0;
1476}
1477
1478static INLINE int is_interintra_pred(const MB_MODE_INFO *mbmi) {
1479 return (mbmi->ref_frame[1] == INTRA_FRAME) && is_interintra_allowed(mbmi);
1480}
1481#endif // CONFIG_EXT_INTER
1482
Sarah Parker106b3cb2017-04-21 12:13:37 -07001483#if CONFIG_VAR_TX
1484static INLINE int get_vartx_max_txsize(const MB_MODE_INFO *const mbmi,
1485 BLOCK_SIZE bsize) {
1486#if CONFIG_CB4X4
1487 (void)mbmi;
1488 return max_txsize_rect_lookup[bsize];
1489#endif // CONFIG_C4X4
1490 return mbmi->sb_type < BLOCK_8X8 ? max_txsize_rect_lookup[mbmi->sb_type]
1491 : max_txsize_rect_lookup[bsize];
1492}
1493#endif // CONFIG_VAR_TX
1494
Yue Chencb60b182016-10-13 15:18:22 -07001495#if CONFIG_MOTION_VAR || CONFIG_WARPED_MOTION
1496static INLINE int is_motion_variation_allowed_bsize(BLOCK_SIZE bsize) {
1497 return (bsize >= BLOCK_8X8);
1498}
1499
Yue Chen8636da62017-04-03 01:23:44 -07001500static INLINE int is_motion_variation_allowed_compound(
1501 const MB_MODE_INFO *mbmi) {
Zoe Liu85b66462017-04-20 14:28:19 -07001502#if CONFIG_EXT_INTER && CONFIG_COMPOUND_SINGLEREF
1503 if (!has_second_ref(mbmi) && !is_inter_singleref_comp_mode(mbmi->mode))
1504#else
Yue Chen8636da62017-04-03 01:23:44 -07001505 if (!has_second_ref(mbmi))
Zoe Liu85b66462017-04-20 14:28:19 -07001506#endif // CONFIG_EXT_INTER && CONFIG_COMPOUND_SINGLEREF
Yue Chen8636da62017-04-03 01:23:44 -07001507 return 1;
1508 else
1509 return 0;
1510}
1511
Yue Chen5329a2b2017-02-28 17:33:00 +08001512#if CONFIG_MOTION_VAR
Yue Chen1bd42be2017-03-15 18:07:04 -07001513// input: log2 of length, 0(4), 1(8), ...
1514static const int max_neighbor_obmc[6] = { 0, 1, 2, 3, 4, 4 };
1515
Yue Chen5329a2b2017-02-28 17:33:00 +08001516static INLINE int check_num_overlappable_neighbors(const MB_MODE_INFO *mbmi) {
Yue Chen1bd42be2017-03-15 18:07:04 -07001517 return !(mbmi->overlappable_neighbors[0] == 0 &&
1518 mbmi->overlappable_neighbors[1] == 0);
Yue Chen5329a2b2017-02-28 17:33:00 +08001519}
1520#endif
1521
Sarah Parker19234cc2017-03-10 16:43:25 -08001522static INLINE MOTION_MODE motion_mode_allowed(
Sarah Parker0eea89f2017-07-11 11:56:36 -07001523#if CONFIG_GLOBAL_MOTION
Sarah Parker19234cc2017-03-10 16:43:25 -08001524 int block, const WarpedMotionParams *gm_params,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001525#endif // CONFIG_GLOBAL_MOTION
Yue Chen52c51732017-07-11 15:08:30 -07001526#if CONFIG_WARPED_MOTION
1527 const MACROBLOCKD *xd,
1528#endif
Sarah Parker19234cc2017-03-10 16:43:25 -08001529 const MODE_INFO *mi) {
1530 const MB_MODE_INFO *mbmi = &mi->mbmi;
Sarah Parker0eea89f2017-07-11 11:56:36 -07001531#if CONFIG_GLOBAL_MOTION
Sarah Parker19234cc2017-03-10 16:43:25 -08001532 const TransformationType gm_type = gm_params[mbmi->ref_frame[0]].wmtype;
1533 if (is_global_mv_block(mi, block, gm_type)) return SIMPLE_TRANSLATION;
Sarah Parker0eea89f2017-07-11 11:56:36 -07001534#endif // CONFIG_GLOBAL_MOTION
Yaowu Xuc27fc142016-08-22 16:08:15 -07001535#if CONFIG_EXT_INTER
Yue Chen69f18e12016-09-08 14:48:15 -07001536 if (is_motion_variation_allowed_bsize(mbmi->sb_type) &&
Yue Chen8636da62017-04-03 01:23:44 -07001537 is_inter_mode(mbmi->mode) && mbmi->ref_frame[1] != INTRA_FRAME &&
1538 is_motion_variation_allowed_compound(mbmi)) {
Yaowu Xuc27fc142016-08-22 16:08:15 -07001539#else
Yue Chen69f18e12016-09-08 14:48:15 -07001540 if (is_motion_variation_allowed_bsize(mbmi->sb_type) &&
Yue Chen8636da62017-04-03 01:23:44 -07001541 is_inter_mode(mbmi->mode) && is_motion_variation_allowed_compound(mbmi)) {
Yaowu Xuc27fc142016-08-22 16:08:15 -07001542#endif // CONFIG_EXT_INTER
Yue Chen5329a2b2017-02-28 17:33:00 +08001543#if CONFIG_MOTION_VAR
1544 if (!check_num_overlappable_neighbors(mbmi)) return SIMPLE_TRANSLATION;
1545#endif
Yue Chen69f18e12016-09-08 14:48:15 -07001546#if CONFIG_WARPED_MOTION
Yue Chen52c51732017-07-11 15:08:30 -07001547 if (!has_second_ref(mbmi) && mbmi->num_proj_ref[0] >= 1 &&
1548 !av1_is_scaled(&(xd->block_refs[0]->sf)))
Yue Chen69f18e12016-09-08 14:48:15 -07001549 return WARPED_CAUSAL;
1550 else
1551#endif // CONFIG_WARPED_MOTION
1552#if CONFIG_MOTION_VAR
1553 return OBMC_CAUSAL;
1554#else
1555 return SIMPLE_TRANSLATION;
1556#endif // CONFIG_MOTION_VAR
1557 } else {
1558 return SIMPLE_TRANSLATION;
1559 }
Yaowu Xuc27fc142016-08-22 16:08:15 -07001560}
1561
Wei-Ting Lin85a8f702017-06-22 13:55:15 -07001562#if CONFIG_NCOBMC_ADAPT_WEIGHT && CONFIG_MOTION_VAR
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001563static INLINE NCOBMC_MODE ncobmc_mode_allowed_bsize(BLOCK_SIZE bsize) {
1564 if (bsize < BLOCK_8X8 || bsize > BLOCK_64X64)
Wei-Ting Lin85a8f702017-06-22 13:55:15 -07001565 return NO_OVERLAP;
1566 else
1567 return (NCOBMC_MODE)(MAX_NCOBMC_MODES - 1);
1568}
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001569
1570static INLINE MOTION_MODE
1571motion_mode_allowed_wrapper(int for_mv_search,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001572#if CONFIG_GLOBAL_MOTION
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001573 int block, const WarpedMotionParams *gm_params,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001574#endif // CONFIG_GLOBAL_MOTION
Yue Chen52c51732017-07-11 15:08:30 -07001575#if CONFIG_WARPED_MOTION
1576 const MACROBLOCKD *xd,
1577#endif
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001578 const MODE_INFO *mi) {
1579 const MB_MODE_INFO *mbmi = &mi->mbmi;
1580 MOTION_MODE motion_mode_for_mv_search = motion_mode_allowed(
Sarah Parker0eea89f2017-07-11 11:56:36 -07001581#if CONFIG_GLOBAL_MOTION
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001582 int block, const WarpedMotionParams *gm_params,
1583#endif
Yue Chen52c51732017-07-11 15:08:30 -07001584#if CONFIG_WARPED_MOTION
1585 xd,
1586#endif
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001587 mi);
1588 int ncobmc_mode_allowed =
1589 ncobmc_mode_allowed_bsize(mbmi->sb_type) && is_inter_mode(mbmi->mode);
1590 if (for_mv_search)
1591 return motion_mode_for_mv_search;
1592 else
1593 return ncobmc_mode_allowed ? NCOBMC_ADAPT_WEIGHT
1594 : motion_mode_for_mv_search;
1595}
Wei-Ting Lin85a8f702017-06-22 13:55:15 -07001596#endif
1597
Sarah Parker19234cc2017-03-10 16:43:25 -08001598static INLINE void assert_motion_mode_valid(MOTION_MODE mode,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001599#if CONFIG_GLOBAL_MOTION
Sarah Parker19234cc2017-03-10 16:43:25 -08001600 int block,
1601 const WarpedMotionParams *gm_params,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001602#endif // CONFIG_GLOBAL_MOTION
Yue Chen52c51732017-07-11 15:08:30 -07001603#if CONFIG_WARPED_MOTION
1604 const MACROBLOCKD *xd,
1605#endif
Sarah Parker19234cc2017-03-10 16:43:25 -08001606 const MODE_INFO *mi) {
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001607#if CONFIG_NCOBMC_ADAPT_WEIGHT
1608 const MOTION_MODE last_motion_mode_allowed =
1609 motion_mode_allowed_wrapper(0,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001610#if CONFIG_GLOBAL_MOTION
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001611 block, gm_params,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001612#endif // CONFIG_GLOBAL_MOTION
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001613 mi);
1614#else
Sarah Parker19234cc2017-03-10 16:43:25 -08001615 const MOTION_MODE last_motion_mode_allowed = motion_mode_allowed(
Sarah Parker0eea89f2017-07-11 11:56:36 -07001616#if CONFIG_GLOBAL_MOTION
Sarah Parker19234cc2017-03-10 16:43:25 -08001617 block, gm_params,
Sarah Parker0eea89f2017-07-11 11:56:36 -07001618#endif // CONFIG_GLOBAL_MOTION
Yue Chen52c51732017-07-11 15:08:30 -07001619#if CONFIG_WARPED_MOTION
1620 xd,
1621#endif
Sarah Parker19234cc2017-03-10 16:43:25 -08001622 mi);
Wei-Ting Lind0f7ba12017-06-30 14:59:57 -07001623#endif
Sarah Parker19234cc2017-03-10 16:43:25 -08001624 // Check that the input mode is not illegal
1625 if (last_motion_mode_allowed < mode)
1626 assert(0 && "Illegal motion mode selected");
1627}
1628
Yue Chencb60b182016-10-13 15:18:22 -07001629#if CONFIG_MOTION_VAR
Yaowu Xuc27fc142016-08-22 16:08:15 -07001630static INLINE int is_neighbor_overlappable(const MB_MODE_INFO *mbmi) {
1631 return (is_inter_block(mbmi));
1632}
Yue Chencb60b182016-10-13 15:18:22 -07001633#endif // CONFIG_MOTION_VAR
1634#endif // CONFIG_MOTION_VAR || CONFIG_WARPED_MOTION
Yaowu Xuc27fc142016-08-22 16:08:15 -07001635
Urvang Joshi56ba91b2017-01-10 13:22:09 -08001636// Returns sub-sampled dimensions of the given block.
1637// The output values for 'rows_within_bounds' and 'cols_within_bounds' will
1638// differ from 'height' and 'width' when part of the block is outside the right
1639// and/or bottom image boundary.
1640static INLINE void av1_get_block_dimensions(BLOCK_SIZE bsize, int plane,
1641 const MACROBLOCKD *xd, int *width,
1642 int *height,
1643 int *rows_within_bounds,
1644 int *cols_within_bounds) {
1645 const int block_height = block_size_high[bsize];
1646 const int block_width = block_size_wide[bsize];
1647 const int block_rows = (xd->mb_to_bottom_edge >= 0)
1648 ? block_height
1649 : (xd->mb_to_bottom_edge >> 3) + block_height;
1650 const int block_cols = (xd->mb_to_right_edge >= 0)
1651 ? block_width
1652 : (xd->mb_to_right_edge >> 3) + block_width;
1653 const struct macroblockd_plane *const pd = &xd->plane[plane];
1654 assert(IMPLIES(plane == PLANE_TYPE_Y, pd->subsampling_x == 0));
1655 assert(IMPLIES(plane == PLANE_TYPE_Y, pd->subsampling_y == 0));
1656 assert(block_width >= block_cols);
1657 assert(block_height >= block_rows);
1658 if (width) *width = block_width >> pd->subsampling_x;
1659 if (height) *height = block_height >> pd->subsampling_y;
1660 if (rows_within_bounds) *rows_within_bounds = block_rows >> pd->subsampling_y;
1661 if (cols_within_bounds) *cols_within_bounds = block_cols >> pd->subsampling_x;
1662}
1663
Yue Chen19e7aa82016-11-30 14:05:39 -08001664#if CONFIG_GLOBAL_MOTION
1665static INLINE int is_nontrans_global_motion(const MACROBLOCKD *xd) {
1666 const MODE_INFO *mi = xd->mi[0];
1667 const MB_MODE_INFO *const mbmi = &mi->mbmi;
1668 int ref;
1669#if CONFIG_CB4X4
1670 const int unify_bsize = 1;
1671#else
1672 const int unify_bsize = 0;
1673#endif
1674
1675 // First check if all modes are ZEROMV
1676 if (mbmi->sb_type >= BLOCK_8X8 || unify_bsize) {
1677#if CONFIG_EXT_INTER
1678 if (mbmi->mode != ZEROMV && mbmi->mode != ZERO_ZEROMV) return 0;
1679#else
1680 if (mbmi->mode != ZEROMV) return 0;
1681#endif // CONFIG_EXT_INTER
1682 } else {
1683#if CONFIG_EXT_INTER
David Barkera0c16382017-07-07 17:01:30 +01001684 if ((mi->bmi[0].as_mode != ZEROMV && mi->bmi[0].as_mode != ZERO_ZEROMV) ||
1685 (mi->bmi[1].as_mode != ZEROMV && mi->bmi[1].as_mode != ZERO_ZEROMV) ||
1686 (mi->bmi[2].as_mode != ZEROMV && mi->bmi[2].as_mode != ZERO_ZEROMV) ||
1687 (mi->bmi[3].as_mode != ZEROMV && mi->bmi[3].as_mode != ZERO_ZEROMV))
Yue Chen19e7aa82016-11-30 14:05:39 -08001688 return 0;
1689#else
1690 if (mi->bmi[0].as_mode != ZEROMV || mi->bmi[1].as_mode != ZEROMV ||
1691 mi->bmi[2].as_mode != ZEROMV || mi->bmi[3].as_mode != ZEROMV)
1692 return 0;
1693#endif // CONFIG_EXT_INTER
1694 }
Jingning Han3ca0e672017-04-14 19:48:05 -07001695
1696#if !GLOBAL_SUB8X8_USED
1697 if (mbmi->sb_type < BLOCK_8X8) return 0;
1698#endif
1699
Yue Chen19e7aa82016-11-30 14:05:39 -08001700 // Now check if all global motion is non translational
1701 for (ref = 0; ref < 1 + has_second_ref(mbmi); ++ref) {
1702 if (xd->global_motion[mbmi->ref_frame[ref]].wmtype <= TRANSLATION) return 0;
1703 }
1704 return 1;
1705}
1706#endif // CONFIG_GLOBAL_MOTION
1707
Yaowu Xu4ff59b52017-04-24 12:41:56 -07001708static INLINE PLANE_TYPE get_plane_type(int plane) {
Luc Trudeau005feb62017-02-22 13:34:01 -05001709 return (plane == 0) ? PLANE_TYPE_Y : PLANE_TYPE_UV;
1710}
1711
Yaowu Xuc27fc142016-08-22 16:08:15 -07001712#ifdef __cplusplus
1713} // extern "C"
1714#endif
1715
Yaowu Xuf883b422016-08-30 14:01:10 -07001716#endif // AV1_COMMON_BLOCKD_H_